lkml.org 
[lkml]   [2021]   [Jul]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[v13 19/21] clk: mediatek: Add MT8192 scp adsp clock support
    Date
    Add MT8192 scp adsp clock provider

    Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
    Signed-off-by: Chun-Jie Chen <chun-jie.chen@mediatek.com>
    ---
    drivers/clk/mediatek/Kconfig | 6 +++
    drivers/clk/mediatek/Makefile | 1 +
    drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 ++++++++++++++++++++++
    3 files changed, 57 insertions(+)
    create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c

    diff --git a/drivers/clk/mediatek/Kconfig b/drivers/clk/mediatek/Kconfig
    index 88b24f74aff2..eb4aa29d8106 100644
    --- a/drivers/clk/mediatek/Kconfig
    +++ b/drivers/clk/mediatek/Kconfig
    @@ -562,6 +562,12 @@ config COMMON_CLK_MT8192_MSDC
    help
    This driver supports MediaTek MT8192 msdc and msdc_top clocks.

    +config COMMON_CLK_MT8192_SCP_ADSP
    + bool "Clock driver for MediaTek MT8192 scp_adsp"
    + depends on COMMON_CLK_MT8192
    + help
    + This driver supports MediaTek MT8192 scp_adsp clocks.
    +
    config COMMON_CLK_MT8516
    bool "Clock driver for MediaTek MT8516"
    depends on ARCH_MEDIATEK || COMPILE_TEST
    diff --git a/drivers/clk/mediatek/Makefile b/drivers/clk/mediatek/Makefile
    index 8e4e343d4af4..a336fe753e9a 100644
    --- a/drivers/clk/mediatek/Makefile
    +++ b/drivers/clk/mediatek/Makefile
    @@ -77,5 +77,6 @@ obj-$(CONFIG_COMMON_CLK_MT8192_MDPSYS) += clk-mt8192-mdp.o
    obj-$(CONFIG_COMMON_CLK_MT8192_MFGCFG) += clk-mt8192-mfg.o
    obj-$(CONFIG_COMMON_CLK_MT8192_MMSYS) += clk-mt8192-mm.o
    obj-$(CONFIG_COMMON_CLK_MT8192_MSDC) += clk-mt8192-msdc.o
    +obj-$(CONFIG_COMMON_CLK_MT8192_SCP_ADSP) += clk-mt8192-scp_adsp.o
    obj-$(CONFIG_COMMON_CLK_MT8516) += clk-mt8516.o
    obj-$(CONFIG_COMMON_CLK_MT8516_AUDSYS) += clk-mt8516-aud.o
    diff --git a/drivers/clk/mediatek/clk-mt8192-scp_adsp.c b/drivers/clk/mediatek/clk-mt8192-scp_adsp.c
    new file mode 100644
    index 000000000000..58725d79dd13
    --- /dev/null
    +++ b/drivers/clk/mediatek/clk-mt8192-scp_adsp.c
    @@ -0,0 +1,50 @@
    +// SPDX-License-Identifier: GPL-2.0-only
    +//
    +// Copyright (c) 2021 MediaTek Inc.
    +// Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
    +
    +#include <linux/clk-provider.h>
    +#include <linux/of_device.h>
    +#include <linux/platform_device.h>
    +
    +#include "clk-mtk.h"
    +#include "clk-gate.h"
    +
    +#include <dt-bindings/clock/mt8192-clk.h>
    +
    +static const struct mtk_gate_regs scp_adsp_cg_regs = {
    + .set_ofs = 0x180,
    + .clr_ofs = 0x180,
    + .sta_ofs = 0x180,
    +};
    +
    +#define GATE_SCP_ADSP(_id, _name, _parent, _shift) \
    + GATE_MTK(_id, _name, _parent, &scp_adsp_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)
    +
    +static const struct mtk_gate scp_adsp_clks[] = {
    + GATE_SCP_ADSP(CLK_SCP_ADSP_AUDIODSP, "scp_adsp_audiodsp", "adsp_sel", 0),
    +};
    +
    +static const struct mtk_clk_desc scp_adsp_desc = {
    + .clks = scp_adsp_clks,
    + .num_clks = ARRAY_SIZE(scp_adsp_clks),
    +};
    +
    +static const struct of_device_id of_match_clk_mt8192_scp_adsp[] = {
    + {
    + .compatible = "mediatek,mt8192-scp_adsp",
    + .data = &scp_adsp_desc,
    + }, {
    + /* sentinel */
    + }
    +};
    +
    +static struct platform_driver clk_mt8192_scp_adsp_drv = {
    + .probe = mtk_clk_simple_probe,
    + .driver = {
    + .name = "clk-mt8192-scp_adsp",
    + .of_match_table = of_match_clk_mt8192_scp_adsp,
    + },
    +};
    +
    +builtin_platform_driver(clk_mt8192_scp_adsp_drv);
    --
    2.18.0
    \
     
     \ /
      Last update: 2021-07-06 08:40    [W:4.445 / U:0.500 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site