Messages in this thread | | | From | "D, Lakshmi Sowjanya" <> | Subject | RE: [PATCH v3 1/2] dt-bindings: pinctrl: Add bindings for Intel Keembay pinctrl driver | Date | Fri, 30 Jul 2021 11:06:00 +0000 |
| |
Thank you Linus Walleij !!
I'll include the same and post the next version with 'Reviewed-by: Linus Walleij <linus.walleij@linaro.org>' tag.
Thanks and Regards, Lakshmi Sowjanya
> -----Original Message----- > From: Linus Walleij <linus.walleij@linaro.org> > Sent: Friday, July 30, 2021 2:45 PM > To: D, Lakshmi Sowjanya <lakshmi.sowjanya.d@intel.com> > Cc: open list:GPIO SUBSYSTEM <linux-gpio@vger.kernel.org>; linux-kernel > <linux-kernel@vger.kernel.org>; Andy Shevchenko > <andriy.shevchenko@linux.intel.com>; Raja Subramanian, Lakshmi Bai > <lakshmi.bai.raja.subramanian@intel.com>; Saha, Tamal > <tamal.saha@intel.com> > Subject: Re: [PATCH v3 1/2] dt-bindings: pinctrl: Add bindings for Intel > Keembay pinctrl driver > > On Fri, Jul 16, 2021 at 6:27 PM <lakshmi.sowjanya.d@intel.com> wrote: > > > From: Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> > > > > Add Device Tree bindings documentation for Intel Keem Bay SoC's pin > > controller. > > Add entry for INTEL Keem Bay pinctrl driver in MAINTAINERS file > > > > Acked-by: Mark Gross <mgross@linux.intel.com> > > Co-developed-by: Vineetha G. Jaya Kumaran > > <vineetha.g.jaya.kumaran@intel.com> > > Signed-off-by: Vineetha G. Jaya Kumaran > > <vineetha.g.jaya.kumaran@intel.com> > > Co-developed-by: Vijayakannan Ayyathurai > > <vijayakannan.ayyathurai@intel.com> > > Signed-off-by: Vijayakannan Ayyathurai > > <vijayakannan.ayyathurai@intel.com> > > Signed-off-by: Lakshmi Sowjanya D <lakshmi.sowjanya.d@intel.com> > (...) > > + interrupts: > > + description: > > + Specifies the interrupt lines to be used by the controller. > > + maxItems: 8 > > Write here that each interrupt is shared by up to 4 GPIO lines. > > With that: > Reviewed-by: Linus Walleij <linus.walleij@linaro.org> > > Yours, > Linus Walleij
| |