lkml.org 
[lkml]   [2021]   [Jul]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH AUTOSEL 5.13 062/108] ARM: dts: stm32: fix timer nodes on STM32 MCU to prevent warnings
    Date
    From: Alexandre Torgue <alexandre.torgue@foss.st.com>

    [ Upstream commit 2388f14d8747f8304e26ee870790e188c9431efd ]

    Prevent warning seen with "make dtbs_check W=1" command:

    Warning (avoid_unnecessary_addr_size): /soc/timers@40001c00: unnecessary
    address-cells/size-cells without "ranges" or child "reg" property

    Reviewed-by: Fabrice Gasnier <fabrice.gasnier@foss.st.com>
    Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm/boot/dts/stm32f429.dtsi | 8 --------
    arch/arm/boot/dts/stm32f746.dtsi | 8 --------
    arch/arm/boot/dts/stm32h743.dtsi | 4 ----
    3 files changed, 20 deletions(-)

    diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi
    index 41e0087bdbf9..8748d5850298 100644
    --- a/arch/arm/boot/dts/stm32f429.dtsi
    +++ b/arch/arm/boot/dts/stm32f429.dtsi
    @@ -283,8 +283,6 @@ timer@11 {
    };

    timers13: timers@40001c00 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40001C00 0x400>;
    clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM13)>;
    @@ -299,8 +297,6 @@ pwm {
    };

    timers14: timers@40002000 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40002000 0x400>;
    clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM14)>;
    @@ -633,8 +629,6 @@ timer@8 {
    };

    timers10: timers@40014400 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40014400 0x400>;
    clocks = <&rcc 0 STM32F4_APB2_CLOCK(TIM10)>;
    @@ -649,8 +643,6 @@ pwm {
    };

    timers11: timers@40014800 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40014800 0x400>;
    clocks = <&rcc 0 STM32F4_APB2_CLOCK(TIM11)>;
    diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi
    index e1df603fc981..72c1b76684b6 100644
    --- a/arch/arm/boot/dts/stm32f746.dtsi
    +++ b/arch/arm/boot/dts/stm32f746.dtsi
    @@ -265,8 +265,6 @@ timer@11 {
    };

    timers13: timers@40001c00 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40001C00 0x400>;
    clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM13)>;
    @@ -281,8 +279,6 @@ pwm {
    };

    timers14: timers@40002000 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40002000 0x400>;
    clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM14)>;
    @@ -531,8 +527,6 @@ timer@8 {
    };

    timers10: timers@40014400 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40014400 0x400>;
    clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM10)>;
    @@ -547,8 +541,6 @@ pwm {
    };

    timers11: timers@40014800 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-timers";
    reg = <0x40014800 0x400>;
    clocks = <&rcc 0 STM32F7_APB2_CLOCK(TIM11)>;
    diff --git a/arch/arm/boot/dts/stm32h743.dtsi b/arch/arm/boot/dts/stm32h743.dtsi
    index 05ecdf9ff03a..6e42ca2dada2 100644
    --- a/arch/arm/boot/dts/stm32h743.dtsi
    +++ b/arch/arm/boot/dts/stm32h743.dtsi
    @@ -485,8 +485,6 @@ trigger@2 {
    };

    lptimer4: timer@58002c00 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-lptimer";
    reg = <0x58002c00 0x400>;
    clocks = <&rcc LPTIM4_CK>;
    @@ -501,8 +499,6 @@ pwm {
    };

    lptimer5: timer@58003000 {
    - #address-cells = <1>;
    - #size-cells = <0>;
    compatible = "st,stm32-lptimer";
    reg = <0x58003000 0x400>;
    clocks = <&rcc LPTIM5_CK>;
    --
    2.30.2
    \
     
     \ /
      Last update: 2021-07-14 21:40    [W:4.208 / U:0.248 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site