lkml.org 
[lkml]   [2021]   [Jul]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.13 436/800] clk: tegra30: Use 300MHz for video decoder by default
    Date
    From: Dmitry Osipenko <digetx@gmail.com>

    [ Upstream commit 56bb7c28ad00e7bcfc851c4e183c42d148d3ad4e ]

    The 600MHz is a too high clock rate for some SoC versions for the video
    decoder hardware and this may cause stability issues. Use 300MHz for the
    video decoder by default, which is supported by all hardware versions.

    Fixes: ed1a2459e20c ("clk: tegra: Add Tegra20/30 EMC clock implementation")
    Acked-by: Thierry Reding <treding@nvidia.com>
    Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
    Signed-off-by: Thierry Reding <treding@nvidia.com>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    drivers/clk/tegra/clk-tegra30.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra30.c
    index 16dbf83d2f62..a33688b2359e 100644
    --- a/drivers/clk/tegra/clk-tegra30.c
    +++ b/drivers/clk/tegra/clk-tegra30.c
    @@ -1245,7 +1245,7 @@ static struct tegra_clk_init_table init_table[] __initdata = {
    { TEGRA30_CLK_GR3D, TEGRA30_CLK_PLL_C, 300000000, 0 },
    { TEGRA30_CLK_GR3D2, TEGRA30_CLK_PLL_C, 300000000, 0 },
    { TEGRA30_CLK_PLL_U, TEGRA30_CLK_CLK_MAX, 480000000, 0 },
    - { TEGRA30_CLK_VDE, TEGRA30_CLK_PLL_C, 600000000, 0 },
    + { TEGRA30_CLK_VDE, TEGRA30_CLK_PLL_C, 300000000, 0 },
    { TEGRA30_CLK_SPDIF_IN_SYNC, TEGRA30_CLK_CLK_MAX, 24000000, 0 },
    { TEGRA30_CLK_I2S0_SYNC, TEGRA30_CLK_CLK_MAX, 24000000, 0 },
    { TEGRA30_CLK_I2S1_SYNC, TEGRA30_CLK_CLK_MAX, 24000000, 0 },
    --
    2.30.2


    \
     
     \ /
      Last update: 2021-07-12 10:44    [W:4.168 / U:0.176 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site