lkml.org 
[lkml]   [2021]   [Jun]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v3 2/4] dt-bindings: clock: Add DT bindings for PLL of Toshiba Visconti TMPV770x SoC
    Date
    Add device tree bindings for PLL of Toshiba Visconti TMPV770x SoC series.

    Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
    ---
    .../clock/toshiba,tmpv770x-pipllct.yaml | 49 +++++++++++++++++++
    1 file changed, 49 insertions(+)
    create mode 100644 Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml

    diff --git a/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml
    new file mode 100644
    index 000000000000..e88c9e4c4982
    --- /dev/null
    +++ b/Documentation/devicetree/bindings/clock/toshiba,tmpv770x-pipllct.yaml
    @@ -0,0 +1,49 @@
    +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    +%YAML 1.2
    +---
    +$id: http://devicetree.org/schemas/clock/toshiba,tmpv770x-pipllct.yaml#
    +$schema: http://devicetree.org/meta-schemas/core.yaml#
    +
    +title: Toshiba Visconti5 TMPV770X PLL Controller Device Tree Bindings
    +
    +maintainers:
    + - Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
    +
    +description:
    + Toshia Visconti5 PLL controller which supports the PLLs on TMPV770X.
    +
    +properties:
    + compatible:
    + const: toshiba,tmpv7708-pipllct
    +
    + reg:
    + maxItems: 1
    +
    + '#clock-cells':
    + const: 1
    +
    + osc2-clk-frequency:
    + description: Frequency of the OSC2 oscillator.
    +
    +required:
    + - compatible
    + - reg
    + - "#clock-cells"
    + - osc2-clk-frequency
    +
    +additionalProperties: false
    +
    +examples:
    + - |
    + soc {
    + #address-cells = <2>;
    + #size-cells = <2>;
    +
    + pipllct: pipllct@24220000 {
    + compatible = "toshiba,tmpv7708-pipllct";
    + reg = <0 0x24220000 0 0x820>;
    + #clock-cells = <1>;
    + osc2-clk-frequency = <20000000>;
    + };
    + };
    +...
    --
    2.32.0
    \
     
     \ /
      Last update: 2021-06-24 05:45    [W:3.700 / U:0.048 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site