lkml.org 
[lkml]   [2021]   [May]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.11 230/601] memory: pl353: fix mask of ECC page_size config register
    Date
    From: gexueyuan <gexueyuan@gmail.com>

    [ Upstream commit 25dcca7fedcd4e31cb368ad846bfd738c0c6307c ]

    The mask for page size of ECC Configuration Register should be 0x3,
    according to the datasheet of PL353 smc.

    Fixes: fee10bd22678 ("memory: pl353: Add driver for arm pl353 static memory controller")
    Signed-off-by: gexueyuan <gexueyuan@gmail.com>
    Link: https://lore.kernel.org/r/20210331031056.5326-1-gexueyuan@gmail.com
    Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    drivers/memory/pl353-smc.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/drivers/memory/pl353-smc.c b/drivers/memory/pl353-smc.c
    index 73bd3023202f..b42804b1801e 100644
    --- a/drivers/memory/pl353-smc.c
    +++ b/drivers/memory/pl353-smc.c
    @@ -63,7 +63,7 @@
    /* ECC memory config register specific constants */
    #define PL353_SMC_ECC_MEMCFG_MODE_MASK 0xC
    #define PL353_SMC_ECC_MEMCFG_MODE_SHIFT 2
    -#define PL353_SMC_ECC_MEMCFG_PGSIZE_MASK 0xC
    +#define PL353_SMC_ECC_MEMCFG_PGSIZE_MASK 0x3

    #define PL353_SMC_DC_UPT_NAND_REGS ((4 << 23) | /* CS: NAND chip */ \
    (2 << 21)) /* UpdateRegs operation */
    --
    2.30.2


    \
     
     \ /
      Last update: 2021-05-12 20:02    [W:2.952 / U:0.032 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site