lkml.org 
[lkml]   [2021]   [May]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.11 177/601] arm64: dts: qcom: sm8250: Fix timer interrupt to specify EL2 physical timer
    Date
    From: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>

    [ Upstream commit 29a3349543e4ce3fe4e2a761403cc629e3534c67 ]

    ARM architected timer interrupts DT property specifies EL2/HYP
    physical interrupt and not EL2/HYP virtual interrupt for the 4th
    interrupt property. As per interrupt documentation for SM8250 SoC,
    the EL2/HYP physical timer interrupt is 10 and EL2/HYP virtual timer
    interrupt is 12, so fix the 4th timer interrupt to be EL2 physical
    timer interrupt (10 in this case).

    Fixes: 60378f1a171e ("arm64: dts: qcom: sm8250: Add sm8250 dts file")
    Signed-off-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
    Link: https://lore.kernel.org/r/744e58f725d279eb2b049a7da42b0f09189f4054.1613468366.git.saiprakash.ranjan@codeaurora.org
    Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm64/boot/dts/qcom/sm8250.dtsi | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi
    index ad2d6758fed8..7d885d974ceb 100644
    --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi
    +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi
    @@ -2832,7 +2832,7 @@
    (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
    <GIC_PPI 11
    (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
    - <GIC_PPI 12
    + <GIC_PPI 10
    (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
    };

    --
    2.30.2


    \
     
     \ /
      Last update: 2021-05-12 19:31    [W:7.707 / U:8.100 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site