Messages in this thread | | | Date | Mon, 5 Apr 2021 22:50:40 +0200 | From | Wolfram Sang <> | Subject | Re: [PATCH v1 1/1] i2c: designware: Adjust bus_freq_hz when refuse high speed mode set |
| |
On Wed, Mar 31, 2021 at 02:05:10PM +0300, Andy Shevchenko wrote: > When hardware doesn't support High Speed Mode, we forget bus_freq_hz > timing adjustment. This makes the timings and real registers being > unsynchronized. Adjust bus_freq_hz when refuse high speed mode set. > > Fixes: b6e67145f149 ("i2c: designware: Enable high speed mode") > Reported-by: "Song Bao Hua (Barry Song)" <song.bao.hua@hisilicon.com> > Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Applied to for-current, thanks!
[unhandled content-type:application/pgp-signature] | |