Messages in this thread | | | Date | Thu, 9 Dec 2021 10:11:19 +0100 | From | Wolfram Sang <> | Subject | Re: [PATCH v2 RESEND 3/8] dt-bindings: i2c: exynos5: Add bus clock |
| |
On Sat, Dec 04, 2021 at 11:58:15PM +0200, Sam Protsenko wrote: > In new Exynos SoCs (like Exynos850) where HSI2C is implemented as a > part of USIv2 block, there are two clocks provided to HSI2C controller: > - PCLK: bus clock (APB), provides access to register interface > - IPCLK: operating IP-core clock; SCL is derived from this one > > Both clocks have to be asserted for HSI2C to be functional in that case. > > Modify bindings doc to allow specifying bus clock in addition to > already described operating clock. > > Signed-off-by: Sam Protsenko <semen.protsenko@linaro.org>
Applied to for-next, thanks!
[unhandled content-type:application/pgp-signature] | |