lkml.org 
[lkml]   [2021]   [Dec]   [5]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[RFC 2/5] dt-bindings: soc: add binding for i.MX8MQ VPU blk-ctrl
    Date
    From: Lucas Stach <l.stach@pengutronix.de>

    This adds the DT binding for the i.MX8MQ VPU blk-ctrl.

    Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
    Signed-off-by: Adam Ford <aford173@gmail.com>
    ---
    .../soc/imx/fsl,imx8mq-vpu-blk-ctrl.yaml | 71 +++++++++++++++++++
    1 file changed, 71 insertions(+)
    create mode 100644 Documentation/devicetree/bindings/soc/imx/fsl,imx8mq-vpu-blk-ctrl.yaml

    diff --git a/Documentation/devicetree/bindings/soc/imx/fsl,imx8mq-vpu-blk-ctrl.yaml b/Documentation/devicetree/bindings/soc/imx/fsl,imx8mq-vpu-blk-ctrl.yaml
    new file mode 100644
    index 000000000000..b8cfad0d7a1e
    --- /dev/null
    +++ b/Documentation/devicetree/bindings/soc/imx/fsl,imx8mq-vpu-blk-ctrl.yaml
    @@ -0,0 +1,71 @@
    +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    +%YAML 1.2
    +---
    +$id: http://devicetree.org/schemas/soc/imx/fsl,imx8mq-vpu-blk-ctrl.yaml#
    +$schema: http://devicetree.org/meta-schemas/core.yaml#
    +
    +title: NXP i.MX8MQ VPU blk-ctrl
    +
    +maintainers:
    + - Lucas Stach <l.stach@pengutronix.de>
    +
    +description:
    + The i.MX8MQ VPU blk-ctrl is a top-level peripheral providing access to
    + the NoC and ensuring proper power sequencing of the VPU peripherals
    + located in the VPU domain of the SoC.
    +
    +properties:
    + compatible:
    + items:
    + - const: fsl,imx8mq-vpu-blk-ctrl
    +
    + reg:
    + maxItems: 1
    +
    + '#power-domain-cells':
    + const: 1
    +
    + power-domains:
    + minItems: 3
    + maxItems: 3
    +
    + power-domain-names:
    + items:
    + - const: bus
    + - const: g1
    + - const: g2
    +
    + clocks:
    + minItems: 2
    + maxItems: 2
    +
    + clock-names:
    + items:
    + - const: g1
    + - const: g2
    +
    +required:
    + - compatible
    + - reg
    + - power-domains
    + - power-domain-names
    + - clocks
    + - clock-names
    +
    +additionalProperties: false
    +
    +examples:
    + - |
    + #include <dt-bindings/clock/imx8mq-clock.h>
    + #include <dt-bindings/power/imx8mq-power.h>
    +
    + vpu_blk_ctrl: blk-ctrl@38320000 {
    + compatible = "fsl,imx8mq-vpu-blk-ctrl", "syscon";
    + reg = <0x38320000 0x100>;
    + power-domains = <&pgc_vpu>, <&pgc_vpu>, <&pgc_vpu>;
    + power-domain-names = "bus", "g1", "g2";
    + clocks = <&clk IMX8MQ_CLK_VPU_G1_ROOT>,
    + <&clk IMX8MQ_CLK_VPU_G2_ROOT>;
    + clock-names = "g1", "g2";
    + #power-domain-cells = <1>;
    + };
    --
    2.32.0
    \
     
     \ /
      Last update: 2021-12-05 19:17    [W:4.175 / U:0.012 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site