lkml.org 
[lkml]   [2021]   [Dec]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectRe: [PATCH v2 2/6] clocksource: msc313e: Add support for ssd20xd-based platforms
Hi Daniel,

What do you think about the following description ? : "
clocksource: msc313e: Add support for ssd20xd-based platforms

On SSD20X family SoCs bootrom sets the divider for timer0 to run at
12Mhz, while timer1 and timer2 are kept unchanged and defaut to ~432Mhz.
There are no ways to reduce or divide these clocks in the clktree.
However, These SoCs provide an internal "timer_divide" register that can
act on this input clock. This commit adds support for this register,
as timer1 and timer2 are used as clockevents these will run at 48Mhz.

Signed-off-by: Romain Perier <romain.perier@gmail.com>
"

Romain

Le mer. 15 déc. 2021 à 13:00, Daniel Palmer <daniel@0x0f.com> a écrit :
>
> Hi Romain,
>
> On Mon, 13 Dec 2021 at 03:19, Romain Perier <romain.perier@gmail.com> wrote:
> >
> > SSD20X family SoCs have an oscillator running at ~432Mhz for timer1 and
> > timer2, while timer0 is running at 12Mhz.
>
> I don't think this is technically true. I think the boot rom sets the
> divider for timer0 so that it runs at ~12MHz.
> I think the current change to only configure timer1 and timer2 is ok
> but maybe the commit message should say that timer0 is configured to
> be backwards compatible at boot.
>
> Cheers,
>
> Daniel

\
 
 \ /
  Last update: 2021-12-16 19:18    [W:0.066 / U:0.048 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site