lkml.org 
[lkml]   [2021]   [Dec]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 06/15] arm64: dts: qcom: sm8450: add smmu nodes
    Date
    Add the apps smmu node as found in the SM8450 SoC

    Signed-off-by: Vinod Koul <vkoul@kernel.org>
    ---
    arch/arm64/boot/dts/qcom/sm8450.dtsi | 103 +++++++++++++++++++++++++++
    1 file changed, 103 insertions(+)

    diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi
    index 79aead4cba66..53a6f2275621 100644
    --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi
    +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi
    @@ -616,6 +616,109 @@ tx {
    };
    };

    + apps_smmu: iommu@15000000 {
    + compatible = "qcom,sm8450-smmu-500", "arm,mmu-500";
    + reg = <0 0x15000000 0 0x100000>;
    + #iommu-cells = <2>;
    + #global-interrupts = <2>;
    + interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
    + <GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH>;
    + };
    +
    intc: interrupt-controller@17100000 {
    compatible = "arm,gic-v3";
    #interrupt-cells = <3>;
    --
    2.31.1
    \
     
     \ /
      Last update: 2021-12-01 08:30    [W:6.155 / U:0.012 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site