lkml.org 
[lkml]   [2021]   [Nov]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH AUTOSEL 5.10 24/50] arm64: dts: freescale: fix arm,sp805 compatible string
    Date
    From: Michael Walle <michael@walle.cc>

    [ Upstream commit 99a7cacc66cae92db40139b57689be2af75fc6b8 ]

    According to Documentation/devicetree/bindings/watchdog/arm,sp805.yaml
    the compatible is:
    compatible = "arm,sp805", "arm,primecell";

    The current compatible string doesn't exist at all. Fix it.

    Signed-off-by: Michael Walle <michael@walle.cc>
    Signed-off-by: Shawn Guo <shawnguo@kernel.org>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 16 ++++++++--------
    arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi | 16 ++++++++--------
    2 files changed, 16 insertions(+), 16 deletions(-)

    diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi
    index 692d8f4a206da..334af263d7b5d 100644
    --- a/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi
    +++ b/arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi
    @@ -673,56 +673,56 @@
    };

    cluster1_core0_watchdog: wdt@c000000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc000000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster1_core1_watchdog: wdt@c010000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc010000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster1_core2_watchdog: wdt@c020000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc020000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster1_core3_watchdog: wdt@c030000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc030000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster2_core0_watchdog: wdt@c100000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc100000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster2_core1_watchdog: wdt@c110000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc110000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster2_core2_watchdog: wdt@c120000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc120000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster2_core3_watchdog: wdt@c130000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc130000 0x0 0x1000>;
    clocks = <&clockgen 4 15>, <&clockgen 4 15>;
    clock-names = "wdog_clk", "apb_pclk";
    diff --git a/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi
    index 4d34d82b898a4..eb6641a3566e1 100644
    --- a/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi
    +++ b/arch/arm64/boot/dts/freescale/fsl-ls208xa.dtsi
    @@ -351,56 +351,56 @@
    };

    cluster1_core0_watchdog: wdt@c000000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc000000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster1_core1_watchdog: wdt@c010000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc010000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster2_core0_watchdog: wdt@c100000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc100000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster2_core1_watchdog: wdt@c110000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc110000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster3_core0_watchdog: wdt@c200000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc200000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster3_core1_watchdog: wdt@c210000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc210000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster4_core0_watchdog: wdt@c300000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc300000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    };

    cluster4_core1_watchdog: wdt@c310000 {
    - compatible = "arm,sp805-wdt", "arm,primecell";
    + compatible = "arm,sp805", "arm,primecell";
    reg = <0x0 0xc310000 0x0 0x1000>;
    clocks = <&clockgen 4 3>, <&clockgen 4 3>;
    clock-names = "wdog_clk", "apb_pclk";
    --
    2.33.0
    \
     
     \ /
      Last update: 2021-11-09 23:34    [W:3.752 / U:0.504 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site