lkml.org 
[lkml]   [2021]   [Nov]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v1 01/20] ASoC: dt-bindings: Add binding for Tegra20 S/PDIF
    Date
    Add device-tree binding for Tegra20 S/PDIF controller.

    Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
    ---
    .../bindings/sound/nvidia,tegra20-spdif.yaml | 88 +++++++++++++++++++
    1 file changed, 88 insertions(+)
    create mode 100644 Documentation/devicetree/bindings/sound/nvidia,tegra20-spdif.yaml

    diff --git a/Documentation/devicetree/bindings/sound/nvidia,tegra20-spdif.yaml b/Documentation/devicetree/bindings/sound/nvidia,tegra20-spdif.yaml
    new file mode 100644
    index 000000000000..4a2747d64772
    --- /dev/null
    +++ b/Documentation/devicetree/bindings/sound/nvidia,tegra20-spdif.yaml
    @@ -0,0 +1,88 @@
    +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
    +%YAML 1.2
    +---
    +$id: http://devicetree.org/schemas/sound/nvidia,tegra20-spdif.yaml#
    +$schema: http://devicetree.org/meta-schemas/core.yaml#
    +
    +title: NVIDIA Tegra20 S/PDIF Controller
    +
    +description: |
    + The S/PDIF controller supports both input and output in serial audio
    + digital interface format. The input controller can digitally recover
    + a clock from the received stream. The S/PDIF controller is also used
    + to generate the embedded audio for HDMI output channel.
    +
    +maintainers:
    + - Thierry Reding <treding@nvidia.com>
    + - Jon Hunter <jonathanh@nvidia.com>
    +
    +properties:
    + compatible:
    + const: nvidia,tegra20-spdif
    +
    + reg:
    + maxItems: 1
    +
    + resets:
    + maxItems: 1
    +
    + interrupts:
    + maxItems: 1
    +
    + clocks:
    + minItems: 2
    +
    + clock-names:
    + items:
    + - const: spdif_out
    + - const: spdif_in
    +
    + dmas:
    + minItems: 2
    +
    + dma-names:
    + items:
    + - const: rx
    + - const: tx
    +
    + "#sound-dai-cells":
    + const: 0
    +
    + nvidia,fixed-parent-rate:
    + description: |
    + Specifies whether board prefers parent clock to stay at a fixed rate.
    + This allows multiple Tegra20 audio components work simultaneously by
    + limiting number of supportable audio rates.
    + type: boolean
    +
    + assigned-clocks: true
    + assigned-clock-parents: true
    +
    +required:
    + - compatible
    + - reg
    + - resets
    + - interrupts
    + - clocks
    + - clock-names
    + - dmas
    + - dma-names
    + - "#sound-dai-cells"
    +
    +additionalProperties: false
    +
    +examples:
    + - |
    + spdif@70002400 {
    + compatible = "nvidia,tegra20-spdif";
    + reg = <0x70002400 0x200>;
    + interrupts = <77>;
    + clocks = <&tegra_car99>, <&tegra_car 98>;
    + clock-names = "spdif_out", "spdif_in";
    + resets = <&tegra_car 10>;
    + dmas = <&apbdma 3>, <&apbdma 3>;
    + dma-names = "rx", "tx";
    + #sound-dai-cells = <0>;
    + };
    +
    +...
    --
    2.33.1
    \
     
     \ /
      Last update: 2021-11-24 23:07    [W:4.979 / U:0.012 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site