lkml.org 
[lkml]   [2021]   [Nov]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.15 583/917] arm64: dts: ti: j7200-main: Fix "bus-range" upto 256 bus number for PCIe
    Date
    From: Kishon Vijay Abraham I <kishon@ti.com>

    [ Upstream commit 8bb8429290c0043a78804ae48294b53f781ee426 ]

    commit 3276d9f53cf6 ("arm64: dts: ti: k3-j7200-main: Add PCIe device
    tree node") incorrectly added PCIe bus numbers from 0 to 15 (copy-paste
    from J721E node). Enable all the supported bus numbers from 0 to 255
    defined in PCIe spec here.

    Fixes: 3276d9f53cf6 ("arm64: dts: ti: k3-j7200-main: Add PCIe device tree node")
    Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
    Reviewed-by: Aswath Govindraju <a-govindraju@ti.com>
    Signed-off-by: Nishanth Menon <nm@ti.com>
    Link: https://lore.kernel.org/r/20210915055358.19997-5-kishon@ti.com
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi
    index 521a56316fa5c..874cba75e9a5a 100644
    --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi
    +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi
    @@ -606,7 +606,7 @@
    clock-names = "fck";
    #address-cells = <3>;
    #size-cells = <2>;
    - bus-range = <0x0 0xf>;
    + bus-range = <0x0 0xff>;
    cdns,no-bar-match-nbits = <64>;
    vendor-id = <0x104c>;
    device-id = <0xb00f>;
    --
    2.33.0


    \
     
     \ /
      Last update: 2021-11-16 00:57    [W:2.274 / U:0.192 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site