lkml.org 
[lkml]   [2021]   [Oct]   [29]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v6 2/9] dt-bindings: PCI: Add bindings for Brcmstb EP voltage regulators
    Date
    Similar to the regulator bindings found in "rockchip-pcie-host.txt", this
    allows optional regulators to be attached and controlled by the PCIe RC
    driver. That being said, this driver searches in the DT subnode (the EP
    node, eg pci-ep@0,0) for the regulator property.

    The use of a regulator property in the pcie EP subnode such as
    "vpcie12v-supply" depends on a pending pullreq to the pci-bus.yaml
    file at

    https://github.com/devicetree-org/dt-schema/pull/63

    Signed-off-by: Jim Quinlan <jim2101024@gmail.com>
    ---
    .../bindings/pci/brcm,stb-pcie.yaml | 27 +++++++++++++++++++
    1 file changed, 27 insertions(+)

    diff --git a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml
    index 508e5dce1282..d90d867deb5c 100644
    --- a/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml
    +++ b/Documentation/devicetree/bindings/pci/brcm,stb-pcie.yaml
    @@ -62,6 +62,10 @@ properties:

    aspm-no-l0s: true

    + vpcie12v-supply: true
    + vpcie3v3-supply: true
    + vpcie3v3aux-supply: true
    +
    brcm,scb-sizes:
    description: u64 giving the 64bit PCIe memory
    viewport size of a memory controller. There may be up to
    @@ -158,5 +162,28 @@ examples:
    <0x42000000 0x1 0x80000000 0x3 0x00000000 0x0 0x80000000>;
    brcm,enable-ssc;
    brcm,scb-sizes = <0x0000000080000000 0x0000000080000000>;
    +
    + /* PCIe bridge */
    + pci@0,0 {
    + #address-cells = <3>;
    + #size-cells = <2>;
    + reg = <0x0 0x0 0x0 0x0 0x0>;
    + compatible = "pciclass,0604";
    + device_type = "pci";
    + ranges;
    +
    + /* PCIe endpoint */
    + pci-ep@0,0 {
    + assigned-addresses =
    + <0x82010000 0x0 0xf8000000 0x6 0x00000000 0x0 0x2000>;
    + reg = <0x0 0x0 0x0 0x0 0x0>;
    + compatible = "pci14e4,1688";
    + vpcie3v3-supply = <&vreg7>;
    + #address-cells = <3>;
    + #size-cells = <2>;
    +
    + ranges;
    + };
    + };
    };
    };
    --
    2.17.1
    \
     
     \ /
      Last update: 2021-10-29 22:04    [W:3.143 / U:0.028 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site