lkml.org 
[lkml]   [2021]   [Oct]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v14 04/39] dt-bindings: clock: tegra-car: Document new clock sub-nodes
    Date
    Document sub-nodes which describe Tegra SoC clocks that require a higher
    voltage of the core power domain in order to operate properly on a higher
    clock rates. Each node contains a phandle to OPP table and power domain.

    The root PLLs and system clocks don't have any specific device dedicated
    to them, clock controller is in charge of managing power for them.

    Reviewed-by: Rob Herring <robh@kernel.org>
    Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
    ---
    .../bindings/clock/nvidia,tegra20-car.yaml | 37 +++++++++++++++++++
    1 file changed, 37 insertions(+)

    diff --git a/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml b/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml
    index 459d2a525393..f832abb7f11a 100644
    --- a/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml
    +++ b/Documentation/devicetree/bindings/clock/nvidia,tegra20-car.yaml
    @@ -42,6 +42,36 @@ properties:
    "#reset-cells":
    const: 1

    +patternProperties:
    + "^(sclk)|(pll-[cem])$":
    + type: object
    + properties:
    + compatible:
    + enum:
    + - nvidia,tegra20-sclk
    + - nvidia,tegra30-sclk
    + - nvidia,tegra30-pllc
    + - nvidia,tegra30-plle
    + - nvidia,tegra30-pllm
    +
    + operating-points-v2: true
    +
    + clocks:
    + items:
    + - description: node's clock
    +
    + power-domains:
    + maxItems: 1
    + description: phandle to the core SoC power domain
    +
    + required:
    + - compatible
    + - operating-points-v2
    + - clocks
    + - power-domains
    +
    + additionalProperties: false
    +
    required:
    - compatible
    - reg
    @@ -59,6 +89,13 @@ examples:
    reg = <0x60006000 0x1000>;
    #clock-cells = <1>;
    #reset-cells = <1>;
    +
    + sclk {
    + compatible = "nvidia,tegra20-sclk";
    + operating-points-v2 = <&opp_table>;
    + clocks = <&tegra_car TEGRA20_CLK_SCLK>;
    + power-domains = <&domain>;
    + };
    };

    usb-controller@c5004000 {
    --
    2.33.1
    \
     
     \ /
      Last update: 2021-10-26 00:47    [W:4.146 / U:0.140 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site