lkml.org 
[lkml]   [2021]   [Oct]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.14 061/169] drm/kmb: Corrected typo in handle_lcd_irq
    Date
    From: Anitha Chrisanthus <anitha.chrisanthus@intel.com>

    [ Upstream commit 004d2719806fb8e355c1bccd538e82c04319d391 ]

    Check for Overflow bits for layer3 in the irq handler.

    Fixes: 7f7b96a8a0a1 ("drm/kmb: Add support for KeemBay Display")
    Signed-off-by: Anitha Chrisanthus <anitha.chrisanthus@intel.com>
    Acked-by: Sam Ravnborg <sam@ravnborg.org>
    Link: https://patchwork.freedesktop.org/patch/msgid/20211013233632.471892-5-anitha.chrisanthus@intel.com
    Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    drivers/gpu/drm/kmb/kmb_drv.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/drivers/gpu/drm/kmb/kmb_drv.c b/drivers/gpu/drm/kmb/kmb_drv.c
    index f54392ec4fab..bb7eca9e13ae 100644
    --- a/drivers/gpu/drm/kmb/kmb_drv.c
    +++ b/drivers/gpu/drm/kmb/kmb_drv.c
    @@ -381,7 +381,7 @@ static irqreturn_t handle_lcd_irq(struct drm_device *dev)
    if (val & LAYER3_DMA_FIFO_UNDERFLOW)
    drm_dbg(&kmb->drm,
    "LAYER3:GL1 DMA UNDERFLOW val = 0x%lx", val);
    - if (val & LAYER3_DMA_FIFO_UNDERFLOW)
    + if (val & LAYER3_DMA_FIFO_OVERFLOW)
    drm_dbg(&kmb->drm,
    "LAYER3:GL1 DMA OVERFLOW val = 0x%lx", val);
    }
    --
    2.33.0


    \
     
     \ /
      Last update: 2021-10-25 21:54    [W:4.060 / U:0.572 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site