lkml.org 
[lkml]   [2021]   [Oct]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
Date
SubjectRe: [PATCH] riscv: cacheinfo: fix typo of homogenous
From
On Fri, 08 Oct 2021 13:56:25 PDT (-0700), georgedanielmangum@gmail.com wrote:
> Updates 'homonogenous' to 'homogenous' in comment.

I don't really know spelling that well, but checkpatch says

WARNING: 'homogenous' may be misspelled - perhaps 'homogeneous'?

when applying this. It looks like they're both words, but "homogeneous"
is the right one?

>
> Signed-off-by: hasheddan <georgedanielmangum@gmail.com>
> ---
> arch/riscv/kernel/cacheinfo.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/riscv/kernel/cacheinfo.c b/arch/riscv/kernel/cacheinfo.c
> index 90deabfe63ea..ff98546b1152 100644
> --- a/arch/riscv/kernel/cacheinfo.c
> +++ b/arch/riscv/kernel/cacheinfo.c
> @@ -29,7 +29,7 @@ static struct cacheinfo *get_cacheinfo(u32 level, enum cache_type type)
> /*
> * Using raw_smp_processor_id() elides a preemptability check, but this
> * is really indicative of a larger problem: the cacheinfo UABI assumes
> - * that cores have a homonogenous view of the cache hierarchy. That
> + * that cores have a homogenous view of the cache hierarchy. That
> * happens to be the case for the current set of RISC-V systems, but
> * likely won't be true in general. Since there's no way to provide
> * correct information for these systems via the current UABI we're

\
 
 \ /
  Last update: 2021-10-23 22:30    [W:0.054 / U:0.040 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site