[lkml]   [2021]   [Jan]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[PATCH 0/5] Clock fixes for DSI 10nm PLL
The DSI 10nm PLL driver was apparently ported from downstream, but some
of its "features" were not ported over, for a good reason.
Pity is that the removal of the downstream dependencies broke the clock
calculation logic for this driver and that made it impossible to use any
DSI display on at least MSM8998.

This patch series fixes the calculation issues and also solves some TODOs
that I've found in this driver.

Tested on:
- Sony Xperia XZ Premium (MSM8998) dual-dsi command-mode LCD display
- F(x)Tec Pro1 (MSM8998) single dsi, video-mode OLED display

AngeloGioacchino Del Regno (5):
drm/msm/dsi_pll_10nm: Fix dividing the same numbers twice
drm/msm/dsi_pll_10nm: Solve TODO for multiplier frac_bits assignment
drm/msm/dsi_pll_10nm: Fix bad VCO rate calculation and prescaler
drm/msm/dsi_pll_10nm: Fix variable usage for pll_lockdet_rate
drm/msm/dsi_pll_10nm: Convert pr_err prints to DRM_DEV_ERROR

drivers/gpu/drm/msm/dsi/pll/dsi_pll_10nm.c | 43 ++++++++++------------
1 file changed, 20 insertions(+), 23 deletions(-)


 \ /
  Last update: 2021-01-09 14:53    [W:2.250 / U:0.004 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site