lkml.org 
[lkml]   [2021]   [Jan]   [26]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.10 062/199] drm/amd/display: disable dcn10 pipe split by default
    Date
    From: Li, Roman <Roman.Li@amd.com>

    [ Upstream commit 9d03bb102028b4a3f4a64d6069b219e2e1c1f306 ]

    [Why]
    The initial purpose of dcn10 pipe split is to support some high
    bandwidth mode which requires dispclk greater than max dispclk. By
    initial bring up power measurement data, it showed power consumption is
    less with pipe split for dcn block. This could be reason for enable pipe
    split by default. By battery life measurement of some Chromebooks,
    result shows battery life is longer with pipe split disabled.

    [How]
    Disable pipe split by default. Pipe split could be still enabled when
    required dispclk is greater than max dispclk.

    Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
    Signed-off-by: Hersen Wu <hersenxs.wu@amd.com>
    Signed-off-by: Roman Li <Roman.Li@amd.com>
    Reviewed-by: Roman Li <Roman.Li@amd.com>
    Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c | 4 ++--
    1 file changed, 2 insertions(+), 2 deletions(-)

    diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c
    index 462d3d981ea5e..0a01be38ee1b8 100644
    --- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c
    +++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c
    @@ -608,8 +608,8 @@ static const struct dc_debug_options debug_defaults_drv = {
    .disable_pplib_clock_request = false,
    .disable_pplib_wm_range = false,
    .pplib_wm_report_mode = WM_REPORT_DEFAULT,
    - .pipe_split_policy = MPC_SPLIT_DYNAMIC,
    - .force_single_disp_pipe_split = true,
    + .pipe_split_policy = MPC_SPLIT_AVOID,
    + .force_single_disp_pipe_split = false,
    .disable_dcc = DCC_ENABLE,
    .voltage_align_fclk = true,
    .disable_stereo_support = true,
    --
    2.27.0


    \
     
     \ /
      Last update: 2021-01-26 11:11    [W:6.993 / U:0.008 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site