lkml.org 
[lkml]   [2020]   [Sep]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v2 10/14] arm64: dts: imx8mq-pico-pi: Align pin configuration group names with schema
    Date
    Device tree schema expects pin configuration groups to end with 'grp'
    suffix, otherwise dtbs_check complain with a warning like:

    ... do not match any of the regexes: 'grp$', 'pinctrl-[0-9]+'

    Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
    ---
    arch/arm64/boot/dts/freescale/imx8mq-pico-pi.dts | 12 ++++++------
    1 file changed, 6 insertions(+), 6 deletions(-)

    diff --git a/arch/arm64/boot/dts/freescale/imx8mq-pico-pi.dts b/arch/arm64/boot/dts/freescale/imx8mq-pico-pi.dts
    index 59da96b7143f..f4d5748a7bd6 100644
    --- a/arch/arm64/boot/dts/freescale/imx8mq-pico-pi.dts
    +++ b/arch/arm64/boot/dts/freescale/imx8mq-pico-pi.dts
    @@ -297,7 +297,7 @@
    >;
    };

    - pinctrl_pmic: pmicirq {
    + pinctrl_pmic: pmicirqgrp {
    fsl,pins = <
    MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
    >;
    @@ -335,7 +335,7 @@
    >;
    };

    - pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
    + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
    fsl,pins = <
    MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x85
    MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc5
    @@ -351,7 +351,7 @@
    >;
    };

    - pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
    + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
    fsl,pins = <
    MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x87
    MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc7
    @@ -367,7 +367,7 @@
    >;
    };

    - pinctrl_usdhc2_gpio: usdhc2grpgpio {
    + pinctrl_usdhc2_gpio: usdhc2gpiogrp {
    fsl,pins = <
    MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12 0x41
    >;
    @@ -385,7 +385,7 @@
    >;
    };

    - pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
    + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
    fsl,pins = <
    MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85
    MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5
    @@ -397,7 +397,7 @@
    >;
    };

    - pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
    + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
    fsl,pins = <
    MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87
    MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7
    --
    2.17.1
    \
     
     \ /
      Last update: 2020-09-04 08:29    [W:4.891 / U:0.048 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site