lkml.org 
[lkml]   [2020]   [Aug]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v2 5/6] arm64: tegra: Add missing timeout clock to Tegra194 SDMMC nodes
    Date
    commit 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree")

    Tegra194 uses separate SDMMC_LEGACY_TM clock for data timeout and
    this clock is not enabled currently which is not recommended.

    Tegra194 SDMMC advertises 12Mhz as timeout clock frequency in host
    capability register.

    So, this clock should be kept enabled by SDMMC driver.

    Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
    ---
    arch/arm64/boot/dts/nvidia/tegra194.dtsi | 15 +++++++++------
    1 file changed, 9 insertions(+), 6 deletions(-)

    diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
    index 48160f4..ca5cb6a 100644
    --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
    +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
    @@ -460,8 +460,9 @@
    compatible = "nvidia,tegra194-sdhci";
    reg = <0x03400000 0x10000>;
    interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&bpmp TEGRA194_CLK_SDMMC1>;
    - clock-names = "sdhci";
    + clocks = <&bpmp TEGRA194_CLK_SDMMC1>,
    + <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
    + clock-names = "sdhci", "tmclk";
    resets = <&bpmp TEGRA194_RESET_SDMMC1>;
    reset-names = "sdhci";
    interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRA &emc>,
    @@ -485,8 +486,9 @@
    compatible = "nvidia,tegra194-sdhci";
    reg = <0x03440000 0x10000>;
    interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&bpmp TEGRA194_CLK_SDMMC3>;
    - clock-names = "sdhci";
    + clocks = <&bpmp TEGRA194_CLK_SDMMC3>,
    + <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
    + clock-names = "sdhci", "tmclk";
    resets = <&bpmp TEGRA194_RESET_SDMMC3>;
    reset-names = "sdhci";
    interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCR &emc>,
    @@ -511,8 +513,9 @@
    compatible = "nvidia,tegra194-sdhci";
    reg = <0x03460000 0x10000>;
    interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&bpmp TEGRA194_CLK_SDMMC4>;
    - clock-names = "sdhci";
    + clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
    + <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
    + clock-names = "sdhci", "tmclk";
    assigned-clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
    <&bpmp TEGRA194_CLK_PLLC4>;
    assigned-clock-parents =
    --
    2.7.4
    \
     
     \ /
      Last update: 2020-08-04 06:30    [W:3.109 / U:0.464 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site