lkml.org 
[lkml]   [2020]   [Jul]   [22]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[PATCH v2 00/18] clk: at91: add sama7g5 clock support
Date
Hi,

This series adds clock support for SAMA7G5. The first patches in
series, patches 1/19-9/19, contains some fixes (let me know if
you want to send them as a separate series).

For SAMA7G5 clock support some AT91 clock drivers needed changes
because:
1/ some of generated, master and peripheral clocks could have
changeable parents (being able to request frequency changes
from parent)
2/ generated and programmable clocks parents needed a mux table
as the hardware parent index doesn't correspond with software
parent index
3/ there are 4 new master clocks, MCK1..4 (compared with previous
AT91 architectures) which are controlled separately from MCK0
4/ some of the PLLs have 2 outputs the internal block schema being
as follows:

+------+ +--------+
| FRAC |-----+----->| DIVPMC |--->
+------+ | +--------+
|
| +--------+
+----->| DIVIO |--->
+--------+

For this, the clk-sam9x60-pll driver has been re-factored.

Changes in v2:
- collected Reviewed-by tags
- squashed patches 4/19 and 7/19 from previous version
- fixed typos in commit description of patch 6/19 from previous version
- improve commit description on patch
"clk: at91: sckc: register slow_rc with accuracy option"
- improve a bit commit description on patch
"clk: at91: replace conditional operator with double logical not"
- use u64 type for fcore variable in
"clk: at91: sam9x60-pll: check fcore against ranges"

Claudiu Beznea (18):
clk: at91: clk-generated: continue if __clk_determine_rate() returns
error
clk: at91: clk-generated: check best_rate against ranges
clk: at91: clk-sam9x60-pll: fix mul mask
clk: at91: sam9x60-pll: use logical or for range check
clk: at91: sam9x60-pll: check fcore against ranges
clk: at91: sam9x60-pll: use frac when setting frequency
clk: at91: sam9x60: fix main rc oscillator frequency
clk: at91: sckc: register slow_rc with accuracy option
clk: at91: replace conditional operator with double logical not
clk: at91: clk-generated: pass the id of changeable parent at
registration
clk: at91: clk-generated: add mux_table option
clk: at91: clk-master: add master clock support for SAMA7G5
clk: at91: clk-peripheral: add support for changeable parent rate
clk: at91: clk-programmable: add mux_table option
clk: at91: add macro for pll ids mask
clk: at91: clk-sam9x60-pll: re-factor to support plls with multiple
outputs
clk: at91: clk-utmi: add utmi support for sama7g5
clk: at91: sama7g5: add clock support for sama7g5

drivers/clk/at91/Makefile | 1 +
drivers/clk/at91/at91rm9200.c | 3 +-
drivers/clk/at91/at91sam9260.c | 3 +-
drivers/clk/at91/at91sam9g45.c | 3 +-
drivers/clk/at91/at91sam9n12.c | 5 +-
drivers/clk/at91/at91sam9rl.c | 3 +-
drivers/clk/at91/at91sam9x5.c | 7 +-
drivers/clk/at91/clk-generated.c | 44 +-
drivers/clk/at91/clk-main.c | 6 +-
drivers/clk/at91/clk-master.c | 310 +++++++++-
drivers/clk/at91/clk-peripheral.c | 111 +++-
drivers/clk/at91/clk-programmable.c | 11 +-
drivers/clk/at91/clk-sam9x60-pll.c | 547 ++++++++++++------
drivers/clk/at91/clk-system.c | 4 +-
drivers/clk/at91/clk-utmi.c | 103 +++-
drivers/clk/at91/dt-compat.c | 25 +-
drivers/clk/at91/pmc.h | 43 +-
drivers/clk/at91/sam9x60.c | 64 ++-
drivers/clk/at91/sama5d2.c | 41 +-
drivers/clk/at91/sama5d3.c | 6 +-
drivers/clk/at91/sama5d4.c | 7 +-
drivers/clk/at91/sama7g5.c | 1059 +++++++++++++++++++++++++++++++++++
drivers/clk/at91/sckc.c | 5 +-
include/linux/clk/at91_pmc.h | 4 +
24 files changed, 2140 insertions(+), 275 deletions(-)
create mode 100644 drivers/clk/at91/sama7g5.c

--
2.7.4

\
 
 \ /
  Last update: 2020-07-22 09:39    [W:0.162 / U:0.472 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site