lkml.org 
[lkml]   [2020]   [Jul]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectRe: [PATCH v4 4/4] dt-bindings: timer: Add CLINT bindings
On Tue, Jul 21, 2020 at 6:45 AM Atish Patra <atishp@atishpatra.org> wrote:
>
> On Fri, Jul 17, 2020 at 12:52 AM Anup Patel <anup.patel@wdc.com> wrote:
> >
> > We add DT bindings documentation for CLINT device.
> >
> > Signed-off-by: Anup Patel <anup.patel@wdc.com>
> > Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
> > Tested-by: Emil Renner Berhing <kernel@esmil.dk>
> > ---
> > .../bindings/timer/sifive,clint.yaml | 58 +++++++++++++++++++
> > 1 file changed, 58 insertions(+)
> > create mode 100644 Documentation/devicetree/bindings/timer/sifive,clint.yaml
> >
> > diff --git a/Documentation/devicetree/bindings/timer/sifive,clint.yaml b/Documentation/devicetree/bindings/timer/sifive,clint.yaml
> > new file mode 100644
> > index 000000000000..8ad115611860
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/timer/sifive,clint.yaml
> > @@ -0,0 +1,58 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/timer/sifive,clint.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: SiFive Core Local Interruptor
> > +
> > +maintainers:
> > + - Palmer Dabbelt <palmer@dabbelt.com>
> > + - Anup Patel <anup.patel@wdc.com>
> > +
> > +description:
> > + SiFive (and other RISC-V) SOCs include an implementation of the SiFive
> > + Core Local Interruptor (CLINT) for M-mode timer and M-mode inter-processor
> > + interrupts. It directly connects to the timer and inter-processor interrupt
> > + lines of various HARTs (or CPUs) so RISC-V per-HART (or per-CPU) local
> > + interrupt controller is the parent interrupt controller for CLINT device.
> > + The clock frequency of CLINT is specified via "timebase-frequency" DT
> > + property of "/cpus" DT node. The "timebase-frequency" DT property is
> > + described in Documentation/devicetree/bindings/riscv/cpus.yaml
> > +
> > +properties:
> > + compatible:
> > + items:
> > + - const: sifive,clint0
> > + - const: sifive,fu540-c000-clint
> > +
> > + description:
> > + Should be "sifive,<chip>-clint" and "sifive,clint<version>".
> > + Supported compatible strings are -
> > + "sifive,fu540-c000-clint" for the SiFive CLINT v0 as integrated
> > + onto the SiFive FU540 chip, and "sifive,clint0" for the SiFive
> > + CLINT v0 IP block with no chip integration tweaks.
> > + Please refer to sifive-blocks-ip-versioning.txt for details
> > +
>
> As the DT binding suggests that the clint device should be named as "sifive,**",
> I think we should change the DT property in kendryte dts as well.

Okay, I will do it as a separate patch.

>
> > + reg:
> > + maxItems: 1
> > +
> > + interrupts-extended:
> > + minItems: 1
> > +
> > +required:
> > + - compatible
> > + - reg
> > + - interrupts-extended
> > +
> > +examples:
> > + - |
> > + clint@2000000 {
> > + compatible = "sifive,clint0", "sifive,fu540-c000-clint";
> > + interrupts-extended = <&cpu1intc 3 &cpu1intc 7
> > + &cpu2intc 3 &cpu2intc 7
> > + &cpu3intc 3 &cpu3intc 7
> > + &cpu4intc 3 &cpu4intc 7>;
> > + reg = <0x2000000 0x4000000>;
> > + };
> > +...
> > --
> > 2.25.1
> >
> >
> > _______________________________________________
> > linux-riscv mailing list
> > linux-riscv@lists.infradead.org
> > http://lists.infradead.org/mailman/listinfo/linux-riscv
>
> Otherwise,
>
> Reviewed-by: Atish Patra <atish.patra@wdc.com>
>
> --
> Regards,
> Atish

Regards,
Anup

\
 
 \ /
  Last update: 2020-07-21 13:40    [W:0.084 / U:0.308 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site