lkml.org 
[lkml]   [2020]   [May]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH v2 2/2] arm64: dts: rockchip: rk3399: fix pd_tcpc0 and pd_tcpc1 node position
From
Date
Hi Heiko,

在 2020/5/19 上午6:29, Heiko Stübner 写道:
> Hi Kever, Caesar,
>
> could you double check where the type-c power-domains are located
> in the power-tree, as Caesar did add them under pd_vio back in 2016.

Johan's patch is correct, the pd_tcpc0 and pd_tcpc1 are grouped by VDD_LOGIC.
I have a passed test for pd_vio without pd_tcpc*.

>
> Thanks
> Heiko
>
> Am Dienstag, 28. April 2020, 22:30:03 CEST schrieb Johan Jonker:
>> The pd_tcpc0 and pd_tcpc1 nodes are currently a sub node of pd_vio.
>> In the rk3399 TRM figure of the 'Power Domain Partition' and in the
>> table of 'Power Domain and Voltage Domain Summary' these power domains
>> are positioned directly under VD_LOGIC, so fix that in 'rk3399.dtsi'.
>>
>> Signed-off-by: Johan Jonker <jbx6244@gmail.com>


Reviewed-by: Caesar Wang <wxt@rock-chips.com>

Thanks,

-Caesar

>> ---
>> arch/arm64/boot/dts/rockchip/rk3399.dtsi | 20 ++++++++++----------
>> 1 file changed, 10 insertions(+), 10 deletions(-)
>>
>> diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
>> index 37279db53..a4dc1bf2e 100644
>> --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
>> +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
>> @@ -1056,6 +1056,16 @@
>> clocks = <&cru HCLK_SDIO>;
>> pm_qos = <&qos_sdioaudio>;
>> };
>> + pd_tcpc0@RK3399_PD_TCPD0 {
>> + reg = <RK3399_PD_TCPD0>;
>> + clocks = <&cru SCLK_UPHY0_TCPDCORE>,
>> + <&cru SCLK_UPHY0_TCPDPHY_REF>;
>> + };
>> + pd_tcpc1@RK3399_PD_TCPD1 {
>> + reg = <RK3399_PD_TCPD1>;
>> + clocks = <&cru SCLK_UPHY1_TCPDCORE>,
>> + <&cru SCLK_UPHY1_TCPDPHY_REF>;
>> + };
>> pd_usb3@RK3399_PD_USB3 {
>> reg = <RK3399_PD_USB3>;
>> clocks = <&cru ACLK_USB3>;
>> @@ -1088,16 +1098,6 @@
>> pm_qos = <&qos_isp1_m0>,
>> <&qos_isp1_m1>;
>> };
>> - pd_tcpc0@RK3399_PD_TCPD0 {
>> - reg = <RK3399_PD_TCPD0>;
>> - clocks = <&cru SCLK_UPHY0_TCPDCORE>,
>> - <&cru SCLK_UPHY0_TCPDPHY_REF>;
>> - };
>> - pd_tcpc1@RK3399_PD_TCPD1 {
>> - reg = <RK3399_PD_TCPD1>;
>> - clocks = <&cru SCLK_UPHY1_TCPDCORE>,
>> - <&cru SCLK_UPHY1_TCPDPHY_REF>;
>> - };
>> pd_vo@RK3399_PD_VO {
>> reg = <RK3399_PD_VO>;
>> #address-cells = <1>;
>>
>
>
>
>
>


\
 
 \ /
  Last update: 2020-05-19 02:42    [W:0.040 / U:0.128 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site