lkml.org 
[lkml]   [2020]   [May]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH] x86/split_lock: Add Icelake microserver CPU model
On Thu, Apr 30, 2020 at 04:46:35PM -0700, Fenghua Yu wrote:
> Icelake microserver CPU supports split lock detection while it doesn't
> have the split lock enumeration bit in IA32_CORE_CAPABILITIES.
>
> Enumerate the feature by model number.
>
> Signed-off-by: Fenghua Yu <fenghua.yu@intel.com>
> Reviewed-by: Tony Luck <tony.luck@intel.com>
> ---
> arch/x86/kernel/cpu/intel.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/x86/kernel/cpu/intel.c b/arch/x86/kernel/cpu/intel.c
> index a19a680542ce..b59bc4ab2425 100644
> --- a/arch/x86/kernel/cpu/intel.c
> +++ b/arch/x86/kernel/cpu/intel.c
> @@ -1135,6 +1135,7 @@ void switch_to_sld(unsigned long tifn)
> static const struct x86_cpu_id split_lock_cpu_ids[] __initconst = {
> X86_MATCH_INTEL_FAM6_MODEL(ICELAKE_X, 0),
> X86_MATCH_INTEL_FAM6_MODEL(ICELAKE_L, 0),
> + X86_MATCH_INTEL_FAM6_MODEL(ICELAKE_D, 0),
> X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT, 1),
> X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT_D, 1),
> X86_MATCH_INTEL_FAM6_MODEL(ATOM_TREMONT_L, 1),

Hi, Thomas,

Any comment on this patch? Will you accept this patch?

Thanks.

-Fenghua

\
 
 \ /
  Last update: 2020-05-14 18:57    [W:0.135 / U:0.092 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site