lkml.org 
[lkml]   [2020]   [Apr]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.4 176/232] ARM: dts: exynos: Fix polarity of the LCD SPI bus on UniversalC210 board
    Date
    From: Marek Szyprowski <m.szyprowski@samsung.com>

    commit 32a1671ff8e84f0dfff3a50d4b2091d25e91f5e2 upstream.

    Recent changes in the SPI core and the SPI-GPIO driver revealed that the
    GPIO lines for the LD9040 LCD controller on the UniversalC210 board are
    defined incorrectly. Fix the polarity for those lines to match the old
    behavior and hardware requirements to fix LCD panel operation with
    recent kernels.

    Cc: <stable@vger.kernel.org> # 5.0.x
    Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
    Reviewed-by: Andrzej Hajda <a.hajda@samsung.com>
    Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    arch/arm/boot/dts/exynos4210-universal_c210.dts | 4 +---
    1 file changed, 1 insertion(+), 3 deletions(-)

    --- a/arch/arm/boot/dts/exynos4210-universal_c210.dts
    +++ b/arch/arm/boot/dts/exynos4210-universal_c210.dts
    @@ -115,7 +115,7 @@
    gpio-sck = <&gpy3 1 GPIO_ACTIVE_HIGH>;
    gpio-mosi = <&gpy3 3 GPIO_ACTIVE_HIGH>;
    num-chipselects = <1>;
    - cs-gpios = <&gpy4 3 GPIO_ACTIVE_HIGH>;
    + cs-gpios = <&gpy4 3 GPIO_ACTIVE_LOW>;

    lcd@0 {
    compatible = "samsung,ld9040";
    @@ -124,8 +124,6 @@
    vci-supply = <&ldo17_reg>;
    reset-gpios = <&gpy4 5 GPIO_ACTIVE_HIGH>;
    spi-max-frequency = <1200000>;
    - spi-cpol;
    - spi-cpha;
    power-on-delay = <10>;
    reset-delay = <10>;
    panel-width-mm = <90>;

    \
     
     \ /
      Last update: 2020-04-16 16:15    [W:2.032 / U:0.676 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site