Messages in this thread | | | Subject | Re: [PATCH v10 1/2] dt-bindings: spi: Add schema for Cadence QSPI Controller driver | From | Vignesh Raghavendra <> | Date | Tue, 25 Feb 2020 16:30:21 +0530 |
| |
On 25/02/20 1:08 pm, Ramuthevar, Vadivel MuruganX wrote: >>>>> + >>>>> + cdns,fifo-depth: >>>>> + $ref: /schemas/types.yaml#/definitions/uint32 >>>>> + description: >>>>> + Size of the data FIFO in words. >>>> A 4GB fifo is valid? Add some constraints. >>> 128 is valid, will update. >> Nope, the width of this field is 8bits -> 256 bytes > > correct me if I am wrong, the width of this field is 4bits -> 128 bytes > (based on QUAD mode) .
This has nothing to do with quad-mode. Its about how much SRAM amount of SRAM is present to buffer INDAC mode data. For TI platforms this is 256 bytes. See CQSPI_REG_SRAMPARTITION definition in your datasheet.
-- Regards Vignesh
| |