lkml.org 
[lkml]   [2020]   [Nov]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.9 097/252] arm64: dts imx8mn: Remove non-existent USB OTG2
    Date
    From: Adam Ford <aford173@gmail.com>

    [ Upstream commit cf5abb0132193767c07c83e06f91b777d22ba495 ]

    According to the i.MX8MN TRM, there is only one OTG port. The
    address for OTG2 is reserved on Nano.

    This patch removes the non-existent OTG2, usbphynop2, and the usbmisc2
    nodes.

    Fixes: 6c3debcbae47 ("arm64: dts: freescale: Add i.MX8MN dtsi support")
    Signed-off-by: Adam Ford <aford173@gmail.com>
    Reviewed-by: Krzysztof Kozlowski <krzk@kernel.org>
    Signed-off-by: Shawn Guo <shawnguo@kernel.org>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    arch/arm64/boot/dts/freescale/imx8mn.dtsi | 30 -----------------------
    1 file changed, 30 deletions(-)

    diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi
    index 9385dd7d1a2f7..b05f60503d45a 100644
    --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi
    +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi
    @@ -789,28 +789,6 @@
    #index-cells = <1>;
    reg = <0x32e40200 0x200>;
    };
    -
    - usbotg2: usb@32e50000 {
    - compatible = "fsl,imx8mn-usb", "fsl,imx7d-usb";
    - reg = <0x32e50000 0x200>;
    - interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
    - clocks = <&clk IMX8MN_CLK_USB1_CTRL_ROOT>;
    - clock-names = "usb1_ctrl_root_clk";
    - assigned-clocks = <&clk IMX8MN_CLK_USB_BUS>,
    - <&clk IMX8MN_CLK_USB_CORE_REF>;
    - assigned-clock-parents = <&clk IMX8MN_SYS_PLL2_500M>,
    - <&clk IMX8MN_SYS_PLL1_100M>;
    - fsl,usbphy = <&usbphynop2>;
    - fsl,usbmisc = <&usbmisc2 0>;
    - status = "disabled";
    - };
    -
    - usbmisc2: usbmisc@32e50200 {
    - compatible = "fsl,imx8mn-usbmisc", "fsl,imx7d-usbmisc";
    - #index-cells = <1>;
    - reg = <0x32e50200 0x200>;
    - };
    -
    };

    dma_apbh: dma-controller@33000000 {
    @@ -875,12 +853,4 @@
    assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
    clock-names = "main_clk";
    };
    -
    - usbphynop2: usbphynop2 {
    - compatible = "usb-nop-xceiv";
    - clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
    - assigned-clocks = <&clk IMX8MN_CLK_USB_PHY_REF>;
    - assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_100M>;
    - clock-names = "main_clk";
    - };
    };
    --
    2.27.0


    \
     
     \ /
      Last update: 2020-11-23 14:15    [W:4.112 / U:0.052 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site