lkml.org 
[lkml]   [2020]   [Nov]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.9 240/252] mmc: sdhci-pci: Prefer SDR25 timing for High Speed mode for BYT-based Intel controllers
    Date
    From: Adrian Hunter <adrian.hunter@intel.com>

    commit 60d53566100abde4acc5504b524bc97f89015690 upstream.

    A UHS setting of SDR25 can give better results for High Speed mode.
    This is because there is no setting corresponding to high speed. Currently
    SDHCI sets no value, which means zero which is also the setting for SDR12.
    There was an attempt to change this in sdhci.c but it caused problems for
    some drivers, so it was reverted and the change was made to sdhci-brcmstb
    in commit 2fefc7c5f7d16e ("mmc: sdhci-brcmstb: Fix incorrect switch to HS
    mode"). Several other drivers also do this.

    Signed-off-by: Adrian Hunter <adrian.hunter@intel.com>
    Cc: stable@vger.kernel.org # v5.4+
    Link: https://lore.kernel.org/r/20201112133656.20317-1-adrian.hunter@intel.com
    Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    drivers/mmc/host/sdhci-pci-core.c | 13 +++++++++++--
    1 file changed, 11 insertions(+), 2 deletions(-)

    --- a/drivers/mmc/host/sdhci-pci-core.c
    +++ b/drivers/mmc/host/sdhci-pci-core.c
    @@ -665,6 +665,15 @@ static void sdhci_intel_set_power(struct
    }
    }

    +static void sdhci_intel_set_uhs_signaling(struct sdhci_host *host,
    + unsigned int timing)
    +{
    + /* Set UHS timing to SDR25 for High Speed mode */
    + if (timing == MMC_TIMING_MMC_HS || timing == MMC_TIMING_SD_HS)
    + timing = MMC_TIMING_UHS_SDR25;
    + sdhci_set_uhs_signaling(host, timing);
    +}
    +
    #define INTEL_HS400_ES_REG 0x78
    #define INTEL_HS400_ES_BIT BIT(0)

    @@ -721,7 +730,7 @@ static const struct sdhci_ops sdhci_inte
    .enable_dma = sdhci_pci_enable_dma,
    .set_bus_width = sdhci_set_bus_width,
    .reset = sdhci_reset,
    - .set_uhs_signaling = sdhci_set_uhs_signaling,
    + .set_uhs_signaling = sdhci_intel_set_uhs_signaling,
    .hw_reset = sdhci_pci_hw_reset,
    };

    @@ -731,7 +740,7 @@ static const struct sdhci_ops sdhci_inte
    .enable_dma = sdhci_pci_enable_dma,
    .set_bus_width = sdhci_set_bus_width,
    .reset = sdhci_cqhci_reset,
    - .set_uhs_signaling = sdhci_set_uhs_signaling,
    + .set_uhs_signaling = sdhci_intel_set_uhs_signaling,
    .hw_reset = sdhci_pci_hw_reset,
    .irq = sdhci_cqhci_irq,
    };

    \
     
     \ /
      Last update: 2020-11-23 14:01    [W:2.358 / U:0.800 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site