lkml.org 
[lkml]   [2020]   [Oct]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 5.9 557/757] clk: imx8mq: Fix usdhc parents order
    Date
    From: Abel Vesa <abel.vesa@nxp.com>

    [ Upstream commit b159c63d82ff8ffddc6c6f0eb881b113b36ecad7 ]

    According to the latest RM (see Table 5-1. Clock Root Table),
    both usdhc root clocks have the parent order as follows:

    000 - 25M_REF_CLK
    001 - SYSTEM_PLL1_DIV2
    010 - SYSTEM_PLL1_CLK
    011 - SYSTEM_PLL2_DIV2
    100 - SYSTEM_PLL3_CLK
    101 - SYSTEM_PLL1_DIV3
    110 - AUDIO_PLL2_CLK
    111 - SYSTEM_PLL1_DIV8

    So the audio_pll2_out and sys3_pll_out have to be swapped.

    Fixes: b80522040cd3 ("clk: imx: Add clock driver for i.MX8MQ CCM")
    Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
    Reported-by: Cosmin Stefan Stoica <cosmin.stoica@nxp.com>
    Link: https://lore.kernel.org/r/1602753944-30757-1-git-send-email-abel.vesa@nxp.com
    Reviewed-by: Fabio Estevam <festevam@gmail.com>
    Signed-off-by: Stephen Boyd <sboyd@kernel.org>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    drivers/clk/imx/clk-imx8mq.c | 4 ++--
    1 file changed, 2 insertions(+), 2 deletions(-)

    diff --git a/drivers/clk/imx/clk-imx8mq.c b/drivers/clk/imx/clk-imx8mq.c
    index a64aace213c27..7762c5825e77d 100644
    --- a/drivers/clk/imx/clk-imx8mq.c
    +++ b/drivers/clk/imx/clk-imx8mq.c
    @@ -157,10 +157,10 @@ static const char * const imx8mq_qspi_sels[] = {"osc_25m", "sys1_pll_400m", "sys
    "audio_pll2_out", "sys1_pll_266m", "sys3_pll_out", "sys1_pll_100m", };

    static const char * const imx8mq_usdhc1_sels[] = {"osc_25m", "sys1_pll_400m", "sys1_pll_800m", "sys2_pll_500m",
    - "audio_pll2_out", "sys1_pll_266m", "sys3_pll_out", "sys1_pll_100m", };
    + "sys3_pll_out", "sys1_pll_266m", "audio_pll2_out", "sys1_pll_100m", };

    static const char * const imx8mq_usdhc2_sels[] = {"osc_25m", "sys1_pll_400m", "sys1_pll_800m", "sys2_pll_500m",
    - "audio_pll2_out", "sys1_pll_266m", "sys3_pll_out", "sys1_pll_100m", };
    + "sys3_pll_out", "sys1_pll_266m", "audio_pll2_out", "sys1_pll_100m", };

    static const char * const imx8mq_i2c1_sels[] = {"osc_25m", "sys1_pll_160m", "sys2_pll_50m", "sys3_pll_out", "audio_pll1_out",
    "video_pll1_out", "audio_pll2_out", "sys1_pll_133m", };
    --
    2.25.1


    \
     
     \ /
      Last update: 2020-10-27 17:39    [W:4.039 / U:0.196 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site