Messages in this thread | | | From | Jingoo Han <> | Subject | Re: [PATCH 0/3] Add support to handle prefetchable memory | Date | Sat, 24 Oct 2020 04:03:41 +0000 |
| |
On 10/23/20, 3:57 PM, Vidya Sagar wrote: > > This patch series adds support for configuring the DesignWare IP's ATU > region for prefetchable memory translations. > It first starts by flagging a warning if the size of non-prefetchable > aperture goes beyond 32-bit as PCIe spec doesn't allow it. > And then adds required support for programming the ATU to handle higher > (i.e. >4GB) sizes and then finally adds support for differentiating > between prefetchable and non-prefetchable regions and configuring one of > the ATU regions for prefetchable memory translations purpose. > > Vidya Sagar (3): > PCI: of: Warn if non-prefetchable memory aperture size is > 32-bit > PCI: dwc: Add support to program ATU for >4GB memory aperture sizes > PCI: dwc: Add support to handle prefetchable memory mapping
For 2nd & 3rd, Acked-by: Jingoo <jingoohan1@gmail.com> But, I still want someone to ack 1st patch, not me.
To Vidya, If possible, can you ask your coworker to give 'Tested-by'? It will be very helpful. Thank you.
Best regards, Jingoo Han
> > .../pci/controller/dwc/pcie-designware-host.c | 39 ++++++++++++++++--- > drivers/pci/controller/dwc/pcie-designware.c | 12 +++--- > drivers/pci/controller/dwc/pcie-designware.h | 4 +- > drivers/pci/of.c | 5 +++ > 4 files changed, 48 insertions(+), 12 deletions(-) > > -- > 2.17.1
| |