lkml.org 
[lkml]   [2020]   [Jan]   [24]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.19 147/639] clk: sunxi-ng: sun8i-a23: Enable PLL-MIPI LDOs when ungating it
    Date
    From: Chen-Yu Tsai <wens@csie.org>

    [ Upstream commit 108a459ef4cd17a28711d81092044e597b5c7618 ]

    The PLL-MIPI clock is somewhat special as it has its own LDOs which
    need to be turned on for this PLL to actually work and output a clock
    signal.

    Add the 2 LDO enable bits to the gate bits.

    Fixes: 5690879d93e8 ("clk: sunxi-ng: Add A23 CCU")
    Signed-off-by: Chen-Yu Tsai <wens@csie.org>
    Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
    Signed-off-by: Sasha Levin <sashal@kernel.org>
    ---
    drivers/clk/sunxi-ng/ccu-sun8i-a23.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/drivers/clk/sunxi-ng/ccu-sun8i-a23.c b/drivers/clk/sunxi-ng/ccu-sun8i-a23.c
    index a4fa2945f2302..4b5f8f4e4ab8c 100644
    --- a/drivers/clk/sunxi-ng/ccu-sun8i-a23.c
    +++ b/drivers/clk/sunxi-ng/ccu-sun8i-a23.c
    @@ -144,7 +144,7 @@ static SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_mipi_clk, "pll-mipi",
    8, 4, /* N */
    4, 2, /* K */
    0, 4, /* M */
    - BIT(31), /* gate */
    + BIT(31) | BIT(23) | BIT(22), /* gate */
    BIT(28), /* lock */
    CLK_SET_RATE_UNGATE);

    --
    2.20.1


    \
     
     \ /
      Last update: 2020-01-24 12:08    [W:2.264 / U:0.208 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site