lkml.org 
[lkml]   [2020]   [Jan]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    SubjectRe: [v3] x86/tsc: Unset TSC_KNOWN_FREQ and TSC_RELIABLE flags on Intel Bay Trail SoC
    Date
    Vipul,

    please disable HTML mixed mode completely in your mail client when
    posting on LKML. Such mails are silently dropped on the list server and
    never reach the public archives.

    vipul kumar <vipulk0511@gmail.com> writes:
    >> > On Tue, Jan 21, 2020 at 11:15 PM Thomas Gleixner <tglx@linutronix.de>
    >> wrote:
    >> What's the frequency which is determined from the MSR? Something like
    >> ...
    >
    > tsc: Detected 1832.600 MHz processor

    vs.

    > tsc: Refined TSC clocksource calibration: 1833.333 MHz

    So the MSR readout is off by 0.4%

    > Attached full logs with patch and without patch.

    I can't find the debug output in them. Also:

    > [ 0.000000] Linux version 4.14.139-rt66 ....

    Can you please run that patch on top of current mainline please? I
    really want to see the debug output.

    Thanks,

    tglx

    \
     
     \ /
      Last update: 2020-01-23 15:13    [W:3.078 / U:0.020 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site