Messages in this thread | | | Subject | Re: [PATCH v4 1/4] RISC-V: Remove per cpu clocksource | From | Daniel Lezcano <> | Date | Wed, 7 Aug 2019 10:04:01 +0200 |
| |
On 06/08/2019 23:37, Paul Walmsley wrote: > On Fri, 2 Aug 2019, Atish Patra wrote: > >> There is only one clocksource in RISC-V. The boot cpu initializes >> that clocksource. No need to keep a percpu data structure. >> >> Signed-off-by: Atish Patra <atish.patra@wdc.com> > > Thanks, queued for v5.3-rc4.
Please, in the future wait for my:
Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org>
-- <http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs
Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook | <http://twitter.com/#!/linaroorg> Twitter | <http://www.linaro.org/linaro-blog/> Blog
| |