lkml.org 
[lkml]   [2019]   [Jul]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v1 17/50] clk: samsung: add CLK_MOUT_MMC0 in the Exynos5420
    Date
    Add ID to mout_mmc0 MUX to make possible children connection in
    the DT.

    Signed-off-by: Lukasz Luba <l.luba@partner.samsung.com>
    ---
    drivers/clk/samsung/clk-exynos5420.c | 2 +-
    1 file changed, 1 insertion(+), 1 deletion(-)

    diff --git a/drivers/clk/samsung/clk-exynos5420.c b/drivers/clk/samsung/clk-exynos5420.c
    index ead569a164cf..8d58801baf2c 100644
    --- a/drivers/clk/samsung/clk-exynos5420.c
    +++ b/drivers/clk/samsung/clk-exynos5420.c
    @@ -763,7 +763,7 @@ static const struct samsung_mux_clock exynos5x_mux_clks[] __initconst = {

    /* FSYS Block */
    MUX(0, "mout_usbd301", mout_group2_p, SRC_FSYS, 4, 3),
    - MUX(0, "mout_mmc0", mout_group2_p, SRC_FSYS, 8, 3),
    + MUX(CLK_MOUT_MMC0, "mout_mmc0", mout_group2_p, SRC_FSYS, 8, 3),
    MUX(0, "mout_mmc1", mout_group2_p, SRC_FSYS, 12, 3),
    MUX(0, "mout_mmc2", mout_group2_p, SRC_FSYS, 16, 3),
    MUX(0, "mout_usbd300", mout_group2_p, SRC_FSYS, 20, 3),
    --
    2.17.1
    \
     
     \ /
      Last update: 2019-07-15 14:48    [W:4.090 / U:0.092 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site