lkml.org 
[lkml]   [2019]   [Jun]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: [PATCH 5/5] clk: ingenic/jz4725b: Fix "pll half" divider not read/written properly
Date
Quoting Paul Cercueil (2019-05-02 14:25:02)
> The code was setting the bit 21 of the CPCCR register to use a divider
> of 2 for the "pll half" clock, and clearing the bit to use a divider
> of 1.
>
> This is the opposite of how this register field works: a cleared bit
> means that the /2 divider is used, and a set bit means that the divider
> is 1.
>
> Restore the correct behaviour using the newly introduced .div_table
> field.
>
> Signed-off-by: Paul Cercueil <paul@crapouillou.net>
> ---

Applied to clk-next

\
 
 \ /
  Last update: 2019-06-07 23:05    [W:0.064 / U:0.252 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site