Messages in this thread | ![/](/images/icornerl.gif) | | From | Andreas Schwab <> | Subject | Re: [PATCH] RISC-V: defconfig: enable MMC & SPI for RISC-V | Date | Thu, 27 Jun 2019 11:15:28 +0200 |
| |
On Jun 25 2019, Troy Benjegerdes <troy.benjegerdes@sifive.com> wrote:
> and I see this in the log > > [ 1.106626] m25p80 spi0.0: unrecognized JEDEC id bytes: 9d 70 19 9d 70 19
You need the patchset "mtd: spi-nor: add support for is25wp256 spi-nor flash".
Andreas.
-- Andreas Schwab, SUSE Labs, schwab@suse.de GPG Key fingerprint = 0196 BAD8 1CE9 1970 F4BE 1748 E4D4 88E3 0EEA B9D7 "And now for something completely different."
| ![\](/images/icornerr.gif) |