| Date | Tue, 18 Jun 2019 13:40:46 +0200 | From | Thierry Reding <> | Subject | Re: [PATCH V3 04/17] clk: tegra: save and restore divider rate |
| |
On Tue, Jun 18, 2019 at 12:46:18AM -0700, Sowjanya Komatineni wrote: > This patch implements context save and restore for clock divider. > > During system suspend, core power goes off and looses the settings > of the Tegra CAR controller registers. > > So during suspend entry the context of clock divider is saved and > on resume context is restored back for normal operation. > > Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> > --- > drivers/clk/tegra/clk-divider.c | 23 +++++++++++++++++++++++ > drivers/clk/tegra/clk.h | 2 ++ > 2 files changed, 25 insertions(+)
Acked-by: Thierry Reding <treding@nvidia.com> [unhandled content-type:application/pgp-signature] |