lkml.org 
[lkml]   [2019]   [Feb]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 3/4] clk: samsung: exynos5410: Add gate clock for ADC
    Date
    Add the gate clock for ADC block on Exynos5410.

    Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
    ---
    drivers/clk/samsung/clk-exynos5410.c | 1 +
    1 file changed, 1 insertion(+)

    diff --git a/drivers/clk/samsung/clk-exynos5410.c b/drivers/clk/samsung/clk-exynos5410.c
    index 0a0b09591e6f..b2da2c8fa0c7 100644
    --- a/drivers/clk/samsung/clk-exynos5410.c
    +++ b/drivers/clk/samsung/clk-exynos5410.c
    @@ -209,6 +209,7 @@ static const struct samsung_gate_clock exynos5410_gate_clks[] __initconst = {
    GATE(CLK_USI1, "usi1", "aclk66", GATE_IP_PERIC, 11, 0, 0),
    GATE(CLK_USI2, "usi2", "aclk66", GATE_IP_PERIC, 12, 0, 0),
    GATE(CLK_USI3, "usi3", "aclk66", GATE_IP_PERIC, 13, 0, 0),
    + GATE(CLK_TSADC, "tsadc", "aclk66", GATE_IP_PERIC, 15, 0, 0),
    GATE(CLK_PWM, "pwm", "aclk66", GATE_IP_PERIC, 24, 0, 0),

    GATE(CLK_SCLK_UART0, "sclk_uart0", "div_uart0",
    --
    2.17.1
    \
     
     \ /
      Last update: 2019-02-12 18:52    [W:2.649 / U:0.032 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site