lkml.org 
[lkml]   [2019]   [Oct]   [30]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH] arm64: dts: hisilicon: Add Mali-450 MP4 GPU DT entry
From
Date


On 2019/10/2 2:35, John Stultz wrote:
> From: Peter Griffin <peter.griffin@linaro.org>
>
> hi6220 has a Mali450 MP4 so lets add it into the DT.
>
> Cc: Wei Xu <xuwei5@hisilicon.com>
> Cc: Rob Herring <robh+dt@kernel.org>
> Cc: Mark Rutland <mark.rutland@arm.com>
> Cc: linux-arm-kernel@lists.infradead.org
> Cc: devicetree@vger.kernel.org
> Signed-off-by: Peter Griffin <peter.griffin@linaro.org>
> Signed-off-by: John Stultz <john.stultz@linaro.org>

Thanks!
Applied to the hisilicon arm64 dt tree.

Best Regards,
Wei

> ---
> arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 38 +++++++++++++++++++++++
> 1 file changed, 38 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> index 108e2a4227f6..2072b637b5af 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> @@ -260,6 +260,7 @@
> compatible = "hisilicon,hi6220-aoctrl", "syscon";
> reg = <0x0 0xf7800000 0x0 0x2000>;
> #clock-cells = <1>;
> + #reset-cells = <1>;
> };
>
> sys_ctrl: sys_ctrl@f7030000 {
> @@ -1021,6 +1022,43 @@
> clock-names = "apb_pclk";
> cpu = <&cpu7>;
> };
> +
> + mali: gpu@f4080000 {
> + compatible = "hisilicon,hi6220-mali", "arm,mali-450";
> + reg = <0x0 0xf4080000 0x0 0x00040000>;
> + interrupt-parent = <&gic>;
> + interrupts = <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_PPI 126 IRQ_TYPE_LEVEL_HIGH>;
> +
> + interrupt-names = "gp",
> + "gpmmu",
> + "pp",
> + "pp0",
> + "ppmmu0",
> + "pp1",
> + "ppmmu1",
> + "pp2",
> + "ppmmu2",
> + "pp3",
> + "ppmmu3";
> + clocks = <&media_ctrl HI6220_G3D_CLK>,
> + <&media_ctrl HI6220_G3D_PCLK>;
> + clock-names = "core", "bus";
> + assigned-clocks = <&media_ctrl HI6220_G3D_CLK>,
> + <&media_ctrl HI6220_G3D_PCLK>;
> + assigned-clock-rates = <500000000>, <144000000>;
> + reset-names = "ao_g3d", "media_g3d";
> + resets = <&ao_ctrl AO_G3D>, <&media_ctrl MEDIA_G3D>;
> + };
> };
> };
>


\
 
 \ /
  Last update: 2019-10-30 10:13    [W:0.035 / U:1.004 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site