Messages in this thread Patch in this message | | | From | Paul Cercueil <> | Subject | [PATCH v5 19/21] MIPS: CI20: Reduce system timer clock to 3 MHz | Date | Wed, 25 Jul 2018 01:19:56 +0200 |
| |
The default clock (48 MHz) is too fast for the system timer, which fails to report time accurately.
Signed-off-by: Paul Cercueil <paul@crapouillou.net> --- arch/mips/boot/dts/ingenic/ci20.dts | 6 ++++++ 1 file changed, 6 insertions(+)
v5: New patch
diff --git a/arch/mips/boot/dts/ingenic/ci20.dts b/arch/mips/boot/dts/ingenic/ci20.dts index 50cff3cbcc6d..700cf28a52ec 100644 --- a/arch/mips/boot/dts/ingenic/ci20.dts +++ b/arch/mips/boot/dts/ingenic/ci20.dts @@ -238,3 +238,9 @@ bias-disable; }; }; + +&tcu { + /* 3 MHz for the system timer */ + assigned-clocks = <&tcu TCU_CLK_TIMER0>; + assigned-clock-rates = <3000000>; +}; -- 2.11.0
| |