[lkml]   [2018]   [Apr]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
Subject[RFC 0/6] Xilinx DMA enhancements and optimization
Some background about the patch series: Xilinx Axi Ethernet device driver
(xilinx_axienet_main.c) currently has axi-dma code inside it. The goal
is to refactor axiethernet driver and use existing AXI DMA driver using
DMAEngine API.

This patchset does feature addition and optimization to support
integration with axiethernet network driver. Once this patchset
is reviewed I will send separate patchset for axiethernet driver.

Radhey Shyam Pandey (6):
dt-bindings: dma: xilinx_dma: Add optional property
dmaengine: xilinx_dma: Pass AXI4-Stream control words to netdev dma
dmaengine: xilinx_dma: Increase AXI DMA transaction segment count
dmaengine: xilinx_dma: Freeup active list based on descriptor
completion bit
dmaengine: xilinx_dma: Program interrupt delay timeout
dmaengine: xilinx_dma: Use tasklet_hi_schedule for timing critical

.../devicetree/bindings/dma/xilinx/xilinx_dma.txt | 1 +
drivers/dma/xilinx/xilinx_dma.c | 73 +++++++++++++++----
2 files changed, 58 insertions(+), 16 deletions(-)

 \ /
  Last update: 2018-04-02 12:40    [W:0.104 / U:0.376 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site