lkml.org 
[lkml]   [2018]   [Apr]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    SubjectRe: [PATCH v5 4/7] dt-bindings: clock: reset: Add AXG AO Clock and Reset Bindings
    From
    Date
    On Mon, 2018-04-09 at 22:37 +0800, Yixun Lan wrote:
    > Add dt-bindings headers for the Meson-AXG's AO clock and
    > reset controller.
    >
    > Reviewed-by: Rob Herring <robh@kernel.org>
    > Signed-off-by: Yixun Lan <yixun.lan@amlogic.com>
    > ---
    > include/dt-bindings/clock/axg-aoclkc.h | 26 ++++++++++++++++++++++++++
    > include/dt-bindings/reset/axg-aoclkc.h | 20 ++++++++++++++++++++
    > 2 files changed, 46 insertions(+)
    > create mode 100644 include/dt-bindings/clock/axg-aoclkc.h
    > create mode 100644 include/dt-bindings/reset/axg-aoclkc.h

    Hi Philipp,

    Is OK if we take this through clock tree ?
    The related reset controller is actually part of a clock controller driver.

    Best Regards
    Jerome

    >
    > diff --git a/include/dt-bindings/clock/axg-aoclkc.h b/include/dt-bindings/clock/axg-aoclkc.h
    > new file mode 100644
    > index 000000000000..61955016a55b
    > --- /dev/null
    > +++ b/include/dt-bindings/clock/axg-aoclkc.h
    > @@ -0,0 +1,26 @@
    > +/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
    > +/*
    > + * Copyright (c) 2016 BayLibre, SAS
    > + * Author: Neil Armstrong <narmstrong@baylibre.com>
    > + *
    > + * Copyright (c) 2018 Amlogic, inc.
    > + * Author: Qiufang Dai <qiufang.dai@amlogic.com>
    > + */
    > +
    > +#ifndef DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
    > +#define DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
    > +
    > +#define CLKID_AO_REMOTE 0
    > +#define CLKID_AO_I2C_MASTER 1
    > +#define CLKID_AO_I2C_SLAVE 2
    > +#define CLKID_AO_UART1 3
    > +#define CLKID_AO_UART2 4
    > +#define CLKID_AO_IR_BLASTER 5
    > +#define CLKID_AO_SAR_ADC 6
    > +#define CLKID_AO_CLK81 7
    > +#define CLKID_AO_SAR_ADC_SEL 8
    > +#define CLKID_AO_SAR_ADC_DIV 9
    > +#define CLKID_AO_SAR_ADC_CLK 10
    > +#define CLKID_AO_ALT_XTAL 11
    > +
    > +#endif
    > diff --git a/include/dt-bindings/reset/axg-aoclkc.h b/include/dt-bindings/reset/axg-aoclkc.h
    > new file mode 100644
    > index 000000000000..d342c0b6b2a7
    > --- /dev/null
    > +++ b/include/dt-bindings/reset/axg-aoclkc.h
    > @@ -0,0 +1,20 @@
    > +/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
    > +/*
    > + * Copyright (c) 2016 BayLibre, SAS
    > + * Author: Neil Armstrong <narmstrong@baylibre.com>
    > + *
    > + * Copyright (c) 2018 Amlogic, inc.
    > + * Author: Qiufang Dai <qiufang.dai@amlogic.com>
    > + */
    > +
    > +#ifndef DT_BINDINGS_RESET_AMLOGIC_MESON_AXG_AOCLK
    > +#define DT_BINDINGS_RESET_AMLOGIC_MESON_AXG_AOCLK
    > +
    > +#define RESET_AO_REMOTE 0
    > +#define RESET_AO_I2C_MASTER 1
    > +#define RESET_AO_I2C_SLAVE 2
    > +#define RESET_AO_UART1 3
    > +#define RESET_AO_UART2 4
    > +#define RESET_AO_IR_BLASTER 5
    > +
    > +#endif

    \
     
     \ /
      Last update: 2018-04-16 12:00    [W:4.301 / U:0.328 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site