lkml.org 
[lkml]   [2018]   [Mar]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH AUTOSEL for 4.9 011/219] ARM: dts: r8a7792: Remove unit-address and reg from integrated cache
    Date
    From: Geert Uytterhoeven <geert+renesas@glider.be>

    [ Upstream commit a0504f0880c11da301dc2b5a5135bd02376e367e ]

    The Cortex-A15 cache controller is an integrated controller, and thus
    the device node representing it should not have a unit-addresses or reg
    property.

    Fixes: 7c4163aae3d8e5b9 ("ARM: dts: r8a7792: initial SoC device tree")
    Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
    Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
    Signed-off-by: Sasha Levin <alexander.levin@microsoft.com>
    ---
    arch/arm/boot/dts/r8a7792.dtsi | 3 +--
    1 file changed, 1 insertion(+), 2 deletions(-)

    diff --git a/arch/arm/boot/dts/r8a7792.dtsi b/arch/arm/boot/dts/r8a7792.dtsi
    index 713141d38b3e..0b50c6766867 100644
    --- a/arch/arm/boot/dts/r8a7792.dtsi
    +++ b/arch/arm/boot/dts/r8a7792.dtsi
    @@ -58,9 +58,8 @@
    next-level-cache = <&L2_CA15>;
    };

    - L2_CA15: cache-controller@0 {
    + L2_CA15: cache-controller-0 {
    compatible = "cache";
    - reg = <0>;
    cache-unified;
    cache-level = <2>;
    power-domains = <&sysc R8A7792_PD_CA15_SCU>;
    --
    2.14.1
    \
     
     \ /
      Last update: 2022-09-17 16:04    [W:4.172 / U:0.040 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site