lkml.org 
[lkml]   [2018]   [Mar]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH AUTOSEL for 4.9 012/219] ARM: dts: r8a7793: Remove unit-address and reg from integrated cache
    Date
    From: Geert Uytterhoeven <geert+renesas@glider.be>

    [ Upstream commit beffa8872a3680ef804eb0320ec77037170f4686 ]

    The Cortex-A15 cache controller is an integrated controller, and thus
    the device node representing it should not have a unit-addresses or reg
    property.

    Fixes: ad53f5f00b095a0d ("ARM: dts: r8a7793: Fix W=1 dtc warnings")
    Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
    Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
    Signed-off-by: Sasha Levin <alexander.levin@microsoft.com>
    ---
    arch/arm/boot/dts/r8a7793.dtsi | 3 +--
    1 file changed, 1 insertion(+), 2 deletions(-)

    diff --git a/arch/arm/boot/dts/r8a7793.dtsi b/arch/arm/boot/dts/r8a7793.dtsi
    index 8d02aacf2892..bd7ee309f509 100644
    --- a/arch/arm/boot/dts/r8a7793.dtsi
    +++ b/arch/arm/boot/dts/r8a7793.dtsi
    @@ -65,9 +65,8 @@
    power-domains = <&sysc R8A7793_PD_CA15_CPU1>;
    };

    - L2_CA15: cache-controller@0 {
    + L2_CA15: cache-controller-0 {
    compatible = "cache";
    - reg = <0>;
    power-domains = <&sysc R8A7793_PD_CA15_SCU>;
    cache-unified;
    cache-level = <2>;
    --
    2.14.1
    \
     
     \ /
      Last update: 2022-09-17 16:04    [W:4.150 / U:0.464 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site