lkml.org 
[lkml]   [2018]   [Mar]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    SubjectRe: [PATCH v8 01/42] dt-bindings: clock: Add new bindings for TI Davinci PLL clocks
    Date
    Quoting David Lechner (2018-03-15 19:52:17)
    > This adds a new binding for the PLL IP blocks in the mach-davinci
    > family of processors. Currently, only da850 has device tree support
    > but these bindings can also work for other SoCs in this family just
    > by adding new compatible strings.
    >
    > Note: Although these PLL controllers are very similar to the TI Keystone
    > SoCs, we are not re-using those bindings. The Keystone bindings use a
    > legacy one-node-per-clock binding. Furthermore, the mach-davinici SoCs
    > have a slightly different PLL register layout and a number of quirks
    > that can't be handled by the existing bindings, so the keystone bindings
    > could not be used as-is anyway.
    >
    > Signed-off-by: David Lechner <david@lechnology.com>
    > Reviewed-by: Rob Herring <robh@kernel.org>
    > ---

    Applied to clk-next

    \
     
     \ /
      Last update: 2018-03-20 18:09    [W:4.465 / U:0.460 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site