lkml.org 
[lkml]   [2018]   [Mar]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v2 13/13] ARM: dts: ipq8074: Enable few peripherals for hk01 board
    Date
    Signed-off-by: Sricharan R <sricharan@codeaurora.org>
    ---
    arch/arm64/boot/dts/qcom/ipq8074-hk01.dts | 103 ++++++++++++++++++++++++++++++
    1 file changed, 103 insertions(+)

    diff --git a/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts b/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts
    index 6a838b5..81dff867 100644
    --- a/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts
    +++ b/arch/arm64/boot/dts/qcom/ipq8074-hk01.dts
    @@ -21,6 +21,7 @@

    aliases {
    serial0 = &blsp1_uart5;
    + serial1 = &serial_blsp2;
    };

    chosen {
    @@ -41,6 +42,47 @@
    bias-disable;
    };
    };
    +
    + i2c_0_pins: i2c_0_pinmux {
    + mux {
    + pins = "gpio42", "gpio43";
    + function = "blsp1_i2c";
    + drive-strength = <8>;
    + bias-disable;
    + };
    + };
    +
    + spi_0_pins: spi_0_pins {
    + mux {
    + pins = "gpio38", "gpio39", "gpio40", "gpio41";
    + function = "blsp0_spi";
    + drive-strength = <8>;
    + bias-disable;
    + };
    + };
    +
    + hsuart_pins: hsuart_pins {
    + mux {
    + pins = "gpio46", "gpio47", "gpio48", "gpio49";
    + function = "blsp2_uart";
    + drive-strength = <8>;
    + bias-disable;
    + };
    + };
    +
    + qpic_pins: qpic_pins {
    + mux {
    + pins = "gpio1", "gpio3", "gpio4",
    + "gpio5", "gpio6", "gpio7",
    + "gpio8", "gpio10", "gpio11",
    + "gpio12", "gpio13", "gpio14",
    + "gpio15", "gpio16", "gpio17";
    + function = "qpic";
    + drive-strength = <8>;
    + bias-disable;
    + };
    + };
    +
    };

    serial@78b3000 {
    @@ -48,5 +90,66 @@
    pinctrl-names = "default";
    status = "ok";
    };
    +
    + spi@78b5000 {
    + pinctrl-0 = <&spi_0_pins>;
    + pinctrl-names = "default";
    + status = "ok";
    +
    + m25p80@0 {
    + #address-cells = <1>;
    + #size-cells = <1>;
    + compatible = "n25q128a11", "jedec,spi-nor";
    + reg = <0>;
    + spi-max-frequency = <50000000>;
    + };
    + };
    +
    + serial@78B1000 {
    + pinctrl-0 = <&hsuart_pins>;
    + pinctrl-names = "default";
    + status = "ok";
    + };
    +
    + i2c_0@78b6000 {
    + pinctrl-0 = <&i2c_0_pins>;
    + pinctrl-names = "default";
    + status = "ok";
    + };
    +
    + dma@7984000 {
    + status = "ok";
    + };
    +
    + nand@79b0000 {
    + pinctrl-0 = <&qpic_pins>;
    + pinctrl-names = "default";
    + status = "ok";
    +
    + nand@0 {
    + reg = <0>;
    + nand-ecc-strength = <4>;
    + nand-ecc-step-size = <512>;
    + nand-bus-width = <8>;
    + };
    + };
    +
    + phy@86000 {
    + status = "ok";
    + };
    +
    + phy@8e000 {
    + status = "ok";
    + };
    +
    + pci@20000000 {
    + status = "ok";
    + perst-gpio = <&tlmm 58 0x1>;
    + };
    +
    + pci@10000000 {
    + status = "ok";
    + perst-gpio = <&tlmm 61 0x1>;
    + };
    };
    };
    --
    QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
    \
     
     \ /
      Last update: 2018-03-16 10:41    [W:3.907 / U:0.172 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site