[lkml]   [2018]   [Mar]   [14]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH 1/3] serial: 8250_early: Add earlycon support for AMD Carrizo / Stoneyridge
On Wed, Mar 14, 2018 at 7:12 PM, Aaron Durbin <> wrote:
> On Wed, Mar 14, 2018 at 10:38 AM, Andy Shevchenko
> <> wrote:
>> On Wed, Mar 14, 2018 at 6:29 PM, Daniel Kurtz <> wrote:
>>> On Wed, Mar 14, 2018 at 4:54 AM Ricardo Ribalda Delgado <
>>>> wrote:
>>>> On Wed, Mar 14, 2018 at 1:36 AM, Daniel Kurtz <>
>>> wrote:
>>> In fact, the recommended way is to have firmware specify an ACPI SPCR table
>>> with OEMID="AMDCZ " (see to
>>> configure proper access and address.
>> Hmm... I was thinking it's already there. And thus, this is just a
>> quirk for *existing* firmware that doesn't correctly configured
>> hardware.
>> (Yes, I'm aware about one nuance in SPCR specification I'm trying to
>> address via official ways)
>>> With an SPCR table in place, the
>>> kernel command line just becomes "earlycon", with no parameters.
>> SPCR *provides* an address of UART (required by specification).
> What is "it's" in your first sentence? The access method?

*SPCR table* itself on the platforms in question.

> There is hardware all over that does
> not meet the current assumptions being made in the early uart drivers
> within the kernel.

I know, that's why I'm working now on a proposal to SPCR specification
to make our life slightly easier in that sense.

P.S. In case you are interested, I have crafted SPCR in U-Boot for
Intel Edison (ACPI case) where UART clock is also non-standard and did
some tests. It works quite nicely when firmware, **iff written
properly**, configures UART beforehand. In this case no clock
information is needed, no code needs to be added into the kernel.

With Best Regards,
Andy Shevchenko

 \ /
  Last update: 2018-03-14 18:31    [W:0.111 / U:0.064 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site